Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-08-13
2000-09-26
Smith, Matthew
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438306, 438182, 438201, 438319, 438421, 438574, 257410, 257522, H01L 21336
Patent
active
061241776
ABSTRACT:
A method for making improved MOSFET structures is achieved. A Si.sub.3 N.sub.4 and a SiO.sub.2 layer are deposited and patterned to have openings for gate electrodes over device areas on a substrate. A second Si.sub.3 N.sub.4 layer is deposited and etched back to form arc-shaped sidewall spacers in the openings. An anti-punchthrough implant and a gate oxide are formed in the openings between the Si.sub.3 N.sub.4 sidewall spacers. A polysilicon layer is deposited and polished back to form gate electrodes. The SiO.sub.2 and the Si.sub.3 N.sub.4 layers, including the sidewall spacers, are removed to form free-standing gate electrodes that increase in width with height, and having arc-shaped sidewalls. An implant through the edges of the arc-shaped gate electrodes results in lightly doped source/drains that are graded both in junction depth and dopant concentration to reduce hot electron effects. A second SiO.sub.2 layer is deposited and etched back to form insulating sidewall spacers that include air spacers to reduce the gate-to-drain capacitance. Another implant is used to form source/drain contact areas. A salicide process is used which forms a silicide on the polysilicon gate electrodes and on the source/drain contact areas. The arc-shaped structure allows MOSFETs to be formed with reduced channel lengths while maintaining a wider silicide area on the gate electrodes for reduced resistance.
REFERENCES:
patent: 5389557 (1995-02-01), Jung-Suk
patent: 5736446 (1998-04-01), Wu
patent: 5869374 (1999-02-01), Wu
patent: 5869379 (1999-02-01), Gardner et al.
patent: 5914519 (1999-06-01), Chou et al.
patent: 5959337 (1999-09-01), Gardner et al.
patent: 5972763 (1999-10-01), Chou et al.
patent: 6002150 (1999-12-01), Gardner et al.
patent: 6051861 (2000-04-01), Togo
patent: 6064107 (2000-05-01), Yeh
Togo et al., "A Gate-Side Air-gap Structure (GAS) to Reduce the Parasite Capacitance in MOSFET's", VLSI Technical Proceedings, 1996, pp. 38-39.
Chen Jong
Chu Wen Ting
Jung Lin Chrong
Su Hung Der
Ackerman Stephen B.
Keshavan Belur
Saile George O.
Smith Matthew
Taiwan Semiconductor Manufacturing Company
LandOfFree
Method for making deep sub-micron mosfet structures having impro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making deep sub-micron mosfet structures having impro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making deep sub-micron mosfet structures having impro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2099513