Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-12-26
2006-12-26
Wilczewski, M. (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S391000, C438S738000
Reexamination Certificate
active
07153738
ABSTRACT:
A process is provided for forming a trench capacitor, such as used in a DRAM memory cell, in which the required number of polysilicon deposition steps and planarization steps are reduced. A first region of a first material is formed in the bottom portion of the trench, and a dielectric material for the collar structure is subsequently formed above this region on a portion of the trench sidewalls. A removable material, such as a resist or spin-on glass, is then provided in the trench, overlying the first material and in contact with the lower portion of the collar dielectric material. The upper portion of the collar structure is then removed, after which the removable material is removed to again expose the upper surface of the first region. A second region of a second material, overlying and in contact with the first region, is then formed; the second region has an upper surface below the surface of the substrate. The first and second materials are conducting materials, typically polysilicon. The capacitor thus may be formed with only two polysilicon deposition processes; the interface between the first and second materials is the only interface between conducting materials in the trench.
REFERENCES:
patent: 6110792 (2000-08-01), Bronner et al.
patent: 6284665 (2001-09-01), Lill et al.
patent: 6310375 (2001-10-01), Schrems
patent: 6326658 (2001-12-01), Tsunashima et al.
patent: 6828191 (2004-12-01), Wurster et al.
patent: 6838334 (2005-01-01), Gluschenkov et al.
patent: 6852590 (2005-02-01), Tsai et al.
patent: 2004/0031992 (2004-02-01), Davis et al.
Cheng Kangguo
Messenger Brian
Cai Yuanmin
International Business Machines - Corporation
Thomas Toniae M.
Wilczewski M.
LandOfFree
Method for making a trench memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making a trench memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a trench memory cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3698990