Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Recessed oxide by localized oxidation
Patent
1997-03-21
2000-05-09
Bowers, Charles
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Recessed oxide by localized oxidation
257389, 438297, 438298, H01L 21822, H01L 21265
Patent
active
060603720
ABSTRACT:
A semiconductor device (10) of the present invention has a gate (32) insulatively disposed above the substrate, source and drain regions (36, 38) disposed near the surface in the substrate adjacent opposite sides of the gate (32), and a field oxide region (26) disposed in the surface of the substrate surrounding the source and drain regions (36, 38) and defining an active moat region (20). The channel stop region (24) is disposed below the field oxide region (26) and is spaced from the active moat region (20) with a predetermined spacing.
REFERENCES:
patent: 5023690 (1991-06-01), Verret et la.
patent: 5145798 (1992-09-01), Smayling et al.
patent: 5242841 (1993-09-01), Smayling et al.
patent: 5407884 (1995-04-01), Smayling et al.
patent: 5491105 (1996-02-01), Smayling et al.
patent: 5585294 (1996-12-01), Smayling et al.
patent: 5686347 (1997-11-01), Yang
Silicon Processing for the VSLI ERA Stanley Wolf Lattice Press p. 21, 1990.
Chen Jihong
Rodriguez John A.
Smayling Michael C.
Young Alister C.
Blum David S
Bowers Charles
Donaldson Richard L.
Laws Gerald E.
Marshall, Jr. Robert D.
LandOfFree
Method for making a semiconductor device with improved sidewall does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making a semiconductor device with improved sidewall , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a semiconductor device with improved sidewall will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1064451