Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2002-12-10
2004-09-07
Phung, Anh (Department: 2824)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S216000, C438S287000, C438S785000
Reexamination Certificate
active
06787440
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to methods for making semiconductor devices, in particular, semiconductor devices that include high-k gate dielectric layers.
BACKGROUND OF THE INVENTION
MOS field-effect transistors with very thin silicon dioxide based gate dielectrics may experience unacceptable gate leakage currents. Forming the gate dielectric from certain high-k dielectric materials, instead of silicon dioxide, can reduce gate leakage. Such a dielectric may not, however, be compatible with polysilicon—the preferred material for making the device's gate electrode.
When the gate dielectric includes a high-k film, a thin layer of silicon dioxide or silicon oxynitride may be formed between the channel and the high-k film to maintain acceptable electron mobility on the high-k film. When such a buffer layer is added to a very thin gate dielectric, the high-k film must be extremely thin, e.g., less than about 10 angstroms thick. When such an ultra-thin high-k film comprises an oxide, it may manifest oxygen vacancies and excess impurity levels. Oxygen vacancies may permit undesirable interaction between the high-k film and the gate electrode. When the gate electrode comprises polysilicon, such interaction may alter the electrode's workfunction or cause the device to short through the dielectric.
Accordingly, there is a need for an improved process for making a semiconductor device that includes a high-k gate dielectric. There is a need for such a process for producing a device that is not shorted through the gate dielectric. There is a need for a process for forming a very thin gate dielectric, which includes a buffer layer and a high-k film, that improves the interface between the high-k film and the gate electrode by repairing oxygen vacancies in the high-k film and removing impurities from that film. The method of the present invention provides such a process.
REFERENCES:
patent: 5625217 (1997-04-01), Chau et al.
patent: 5783478 (1998-07-01), Chau et al.
patent: 5891798 (1999-04-01), Doyle et al.
patent: 6020024 (2000-02-01), Maiti et al.
patent: 6121094 (2000-09-01), Gardner et al.
patent: 6184072 (2001-02-01), Kaushik et al.
patent: 6306742 (2001-10-01), Doyle et al.
patent: 6420279 (2002-07-01), Ono et al.
patent: 6436777 (2002-08-01), Ota
patent: 6514828 (2003-02-01), Ahn et al.
patent: 6544906 (2003-04-01), Rotondaro et al.
patent: 6617209 (2003-09-01), Chau et al.
patent: 6617210 (2003-09-01), Chau et al.
patent: 6674138 (2004-01-01), Halliyal et al.
patent: 6682973 (2004-01-01), Paton et al.
patent: 6689675 (2004-02-01), Parker et al.
patent: 6693004 (2004-02-01), Halliyal et al.
patent: 6713358 (2004-03-01), Chau et al.
patent: 2002/0102797 (2002-08-01), Muller et al.
patent: 2002/0197790 (2002-12-01), Kizilyalli et al.
patent: 2003/0032303 (2003-02-01), Yu et al.
patent: 2003/0042557 (2003-03-01), Shimamoto et al.
patent: 2003/0045080 (2003-03-01), Visokay et al.
patent: 2004/0028952 (2004-02-01), Cartier et al.
Polishchuk et al., “Dual Workfunction CMOS Gate Technology Based on Metal Interdiffusion,” www.eesc.berkeley.edu, 1 page.
Doug Barlage et al., “High-Frequency Repsonse of 100nm Integrated CMOS Transistors with High-K Gate Dielectrics”, 2001 IEEE, 4 pages.
Robert Chau et al., A 50nm Depleted-Substrate CMOS Transistor (DST), 2001 IEEE, 4 pages.
Chau Robert S.
Datta Suman
Glassman Timothy E.
Hareland Scott A.
Kuhn Markus
Intel Corporation
Owens Beth E.
Phung Anh
Seeley Mark V.
LandOfFree
Method for making a semiconductor device having an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making a semiconductor device having an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a semiconductor device having an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3197463