Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2003-03-18
2004-02-24
Nguyen, Tuan H. (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S216000, C438S287000, C438S591000
Reexamination Certificate
active
06696327
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to methods for making semiconductor devices, in particular, semiconductor devices that include high-k gate dielectric layers.
BACKGROUND OF THE INVENTION
MOS field-effect transistors with very thin silicon dioxide based gate dielectrics may experience unacceptable gate leakage currents. Forming the gate dielectric from certain high-k dielectric materials, instead of silicon dioxide, can reduce gate leakage. Such a dielectric may not, however, be compatible with polysilicon—the preferred material for making the device's gate electrode.
If such a high-k film comprises an oxide, it may manifest oxygen vacancies at random surface sites. When the device's gate electrode comprises polysilicon, a silicide may form where such vacancies occur. The silicide's presence may alter the electrode's workfunction or cause the device to short through the dielectric.
Accordingly, there is a need for an improved process for making a semiconductor device that includes a high-k gate dielectric. There is a need for such a process that eliminates (or at least minimizes) silicide formation, when a polysilicon gate electrode is formed on the high-k film. The method of the present invention provides such a process.
REFERENCES:
patent: 5625217 (1997-04-01), Chau et al.
patent: 5783478 (1998-07-01), Chau et al.
patent: 5891798 (1999-04-01), Doyle et al.
patent: 6121094 (2000-09-01), Gardner et al.
patent: 6184072 (2001-02-01), Kaushik et al.
patent: 6306742 (2001-10-01), Doyle et al.
patent: 6420279 (2002-07-01), Ono et al.
patent: 6436777 (2002-08-01), Ota
patent: 6514828 (2003-02-01), Ahn et al.
patent: 6544906 (2003-04-01), Rotondaro et al.
patent: 2002/0197790 (2002-12-01), Kizilyalli et al.
patent: 2003/0032303 (2003-02-01), Yu et al.
patent: 2003/0045080 (2003-03-01), Visokay et al.
Doug Barlage et al., “High-Frequency Reponset of 100nm Integrated CMOS . . . ”, 2001 IEEE, 4 pages.
Robert Chau et al., “A 50NM Depleted-Substrate CMOS Transistor (DST)”, 2001 IEEE, 4 pages.
“A Method of Making a Semiconductor Device Having a High . . . ”, Ser. No. 10/082,530, Filed Feb. 22, 2002.
“A Method of Making a Semiconductor Device Having a High . . . ”, Ser. No. 10/285,915, Filed Oct. 31, 2002.
“A Method of Making a Semiconductor Device Having a High . . . ”, Ser. No. 10/288,043, Filed Nov. 5, 2002.
“A Method for Making a Semiconductor Device Having an . . . ”, Ser. No. 10/315,268, Filed Dec. 10, 2002.
“A Method for Making a Semiconductor Device Having a High . . . ”, Ser. No. 10/338,174, filed Jan. 7, 2003.
“A Method for Making a Semiconductor Device Having a High-K . . . ”, Ser. No. Unknown, Filed Mar. 11, 2003.
Barnak John P.
Brask Justin K.
Chau Robert S.
Doczy Mark L.
Nguyen Tuan H.
Seeley Mark V.
LandOfFree
Method for making a semiconductor device having a high-k... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making a semiconductor device having a high-k..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a semiconductor device having a high-k... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3318704