Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2003-01-07
2004-03-23
Coleman, W. David (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
Reexamination Certificate
active
06709911
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to methods for making semiconductor devices, in particular, semiconductor devices that include high-k gate dielectric layers.
BACKGROUND OF THE INVENTION
MOS field-effect transistors with very thin silicon dioxide based gate dielectrics may experience unacceptable gate leakage currents. Forming the gate dielectric from certain high-k dielectric materials, instead of silicon dioxide, can reduce gate leakage. Such a dielectric may not, however, be compatible with polysilicon—the preferred material for making the device's gate electrode.
The electron mobility on high-k films may be notably inferior to the electron mobility on silicon dioxide or silicon oxynitride films. In addition, when such a high-k film comprises an oxide, it may manifest oxygen vacancies and excess impurity levels. Oxygen vacancies may permit undesirable interaction between the high-k film and the gate electrode. When the gate electrode comprises polysilicon, such interaction may alter the electrode's workfunction or cause the device to short through the dielectric.
Accordingly, there is a need for an improved process for making a semiconductor device that includes a high-k gate dielectric. There is a need for such a process for producing a device that demonstrates acceptable electron mobility on the gate dielectric. There is a need for a process for forming a very thin high-k gate dielectric that improves the interface between the high-k film and the gate electrode by minimizing oxygen vacancies in the high-k film. The method of the present invention provides such a process.
REFERENCES:
patent: 5625217 (1997-04-01), Chau et al.
patent: 5783478 (1998-07-01), Chau et al.
patent: 5880508 (1999-03-01), Wu
patent: 5891798 (1999-04-01), Doyle et al.
patent: 6235594 (2001-05-01), Merchant et al.
patent: 6306742 (2001-10-01), Doyle et al.
patent: 6312998 (2001-11-01), Yu
patent: 6372659 (2002-04-01), Yu
patent: 6391727 (2002-05-01), Park
patent: 6617209 (2003-09-01), Chau et al.
patent: 2002/0098627 (2002-07-01), Pomarede et al.
patent: 2003/0075740 (2003-04-01), Bai et al.
patent: 63224255 (1988-09-01), None
Doug Barlage et al., “High-Frequency Response of 100nm Integrated CMOS Transistors with High-K Gate Dielectrics”, 2001 IEEE, 4 pages.
Robert Chau et al., A 50nm Depleted-Substrate CMOS Transistor (DST), 2001 IEEE, 4 pages.
“A Method of Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. 10/082,530, Filed Feb. 22, 2002.
“A Method of Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. Unknown, Filed Oct. 31, 2002.
“A Method of Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. 10/288,043, Filed Nov. 5, 2002.
Parker et al., “A Method for Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. 10/285,915, Filed Oct. 31, 2002.
Parker et al., “A Method for Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. 10/315,268, Filed Dec. 10, 2002.
Brask et al., “A Method for Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. 10/387,303, Filed Mar. 11, 2003.
Brask et al., “A Method for Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. 10/391,816, Filed Mar. 18, 2003.
Chau et al., “A Method for Making a Semiconductor Device Having a Metal Gate Electrode”, Ser. No. 10/431,166, Filed May 6, 2003.
Brask et al., “A Method for Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. 10/441,616, Filed May 20, 2003.
Brask et al., “A Selective Etch Process for Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. 10/652,548, Filed Aug. 28, 2003.
Barnak John P.
Brask Justin K.
Doczy Mark L.
Coleman W. David
Kebede Brook
Seel y Mark V.
LandOfFree
Method for making a semiconductor device having a high-k... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making a semiconductor device having a high-k..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a semiconductor device having a high-k... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3229662