Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2003-03-11
2004-04-06
Coleman, W. David (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S785000
Reexamination Certificate
active
06716707
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to methods for making semiconductor devices, in particular, semiconductor devices that include high-k gate dielectric layers.
BACKGROUND OF THE INVENTION
MOS field-effect transistors with very thin silicon dioxide based gate dielectrics may experience unacceptable gate leakage currents. Forming the gate dielectric from certain high-k dielectric materials, instead of silicon dioxide, can reduce gate leakage. Such a dielectric may not, however, be compatible with polysilicon—the preferred material for making the device's gate electrode.
If such a high-k film comprises an oxide, it may manifest oxygen vacancies and excess impurity levels. Oxygen vacancies may permit undesirable interaction between the high-k film and the gate electrode. When the gate electrode comprises polysilicon, such interaction may after the electrode's workfunction or cause the device to short through the dielectric. If the process for forming the high-k film uses a metal chloride precursor, residual chlorine may adversely affect the device's electrical properties.
Accordingly, there is a need for an improved process for making a semiconductor device that includes a high-k gate dielectric. There is a need for such a process for forming a very thin high-k gate dielectric that improves the interface between the high-k film and the gate electrode by minimizing oxygen vacancies in the high-k film. There is a need for a process for forming a high-k gate dielectric with acceptable impurity levels. The method of the present invention provides such a process.
REFERENCES:
patent: 5625217 (1997-04-01), Chau et al.
patent: 5783478 (1998-07-01), Chau et al.
patent: 5891798 (1999-04-01), Doyle et al.
patent: 6060755 (2000-05-01), Ma et al.
patent: 6184072 (2001-02-01), Kaushik et al.
patent: 6297539 (2001-10-01), Ma et al.
patent: 6306742 (2001-10-01), Doyle et al.
patent: 6420279 (2002-07-01), Ono et al.
patent: 6531368 (2003-03-01), Yu
patent: 6544906 (2003-04-01), Rotondaro et al.
patent: 6563183 (2003-05-01), En et al.
patent: 2003/0032303 (2003-02-01), Yu et al.
patent: 2003/0045080 (2003-03-01), Visokay et al.
patent: 2003/0064607 (2003-04-01), Leu et al.
Doug Bariage et al., “High-Frequency Response of 100nm Integrated CMOS Transistors with High-K Gate Dielectrics”, 2001 IEEE, 4 pages.
Robert Chau et al., A 50nm Depleted-Substrate CMOS Transistor (DST), 2001 IEEE, 4 pages.
“A Method of Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. 10/082,530, Filed Feb. 22, 2002.
“A Method of Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. 10/285,915, Filed Oct. 31, 2002.
“A Method of Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. 10/288,043, Filed Nov. 5, 2002.
“A Method for Making a Semiconductor Device Having an Ultra-Thin High-K Gate Dielectric”, Ser. No. 10/315,268, Filed Dec. 10, 2002.
“A Method for Making a Semiconductor Device Having a High-K Gate Dielectric”, Ser. No. 10/338,174, Filed Jan. 7, 2003.
Brask Justin K.
Doczy Mark L.
Glassman Timothy E.
Metz Matthew V.
Coleman W. David
Kebede Brook
Seeley Mark V.
LandOfFree
Method for making a semiconductor device having a high-k... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making a semiconductor device having a high-k..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making a semiconductor device having a high-k... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3197416