Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates
Reexamination Certificate
2007-10-31
2009-06-30
Richards, N Drew (Department: 2895)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
C438S460000, C438S974000
Reexamination Certificate
active
07553744
ABSTRACT:
A method for bonding at low or room temperature includes steps of surface cleaning and activation by cleaning or etching. One etching process The method may also include removing by-products of interface polymerization to prevent a reverse polymerization reaction to allow room temperature chemical bonding of materials such as silicon, silicon nitride and SiO2. The surfaces to be bonded are polished to a high degree of smoothness and planarity. VSE may use reactive ion etching or wet etching to slightly etch the surfaces being bonded. The surface roughness and planarity are not degraded and may be enhanced by the VSE process. The etched surfaces may be rinsed in solutions such as ammonium hydroxide or ammonium fluoride to promote the formation of desired bonding species on the surfaces.
REFERENCES:
patent: 5503704 (1996-04-01), Bower et al.
Enquist Paul M.
Fountain, Jr. Gaius Gillman
Tong Qin-Yi
Garcia Joannie A
Oblon, Spivak, McClelland, Maier, P.C.
Richards N Drew
Ziptronix, Inc.
LandOfFree
Method for low temperature bonding and bonded structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for low temperature bonding and bonded structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for low temperature bonding and bonded structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4064276