Method for increasing interconnect packing density in integrated

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438637, 438626, 438631, 438625, 438629, 438633, 438648, H01L 214763

Patent

active

060372532

ABSTRACT:
The present invention provides a method of forming closely spaced interconnections over a semiconductor structure using conventional photolithographic and etching methods and tools. The process which begins by providing an insulating layer 14 over a semiconductor structure 10. A conductive layer and an isolation layer are sequentially formed over the insulating layer 14. The conductive layer is patterned forming spaced first interconnects 16 covered by isolation layer blocks 20. Sidewall spacers are then formed on the sidewalls of the first interconnects and the isolation layer blocks 20. A second conductive layer is formed over the resulting surface. The second conductive layer is planarized forming second interconnects 30 and excess conductive pieces 31 between the sidewall spacers. The excess conductive pieces 31 are intended to be removed. The planarization of the second conductive layer can be performed by etching back the second conductive layer or by chemical-mechanical polishing (CMP) back the second conductive layer. The excess conductive pieces 31 are removed using a photo/etch process leaving closely spaced first and second interconnects 16 30.

REFERENCES:
patent: 5100838 (1992-03-01), Dennison
patent: 5407532 (1995-04-01), Fang et al.
patent: 5444015 (1995-08-01), Aitken et al.
patent: 5466640 (1995-11-01), Choi
patent: 5516726 (1996-05-01), Kim et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for increasing interconnect packing density in integrated does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for increasing interconnect packing density in integrated, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for increasing interconnect packing density in integrated will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-168874

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.