Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-04-17
2007-04-17
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10995126
ABSTRACT:
A method is provided for improving a photolithographic simulation model of the photolithographic simulation of a pattern formed on a photomask. Proceeding from a two-dimensional simulation model that takes account of the physical-chemical processes during lithography, a frequency-dependent intensity loss is calculated which is determined by multiplication of the simulated intensity distribution in the Fourier space by a filter function. An accurate calculation of the intensity distribution in the substrate plane is obtained. This method achieves the accuracy of three-dimensional models with a significantly shorter processing duration and is further suitable in particular for the calculation of OPC structures.
REFERENCES:
patent: 6049660 (2000-04-01), Ahn et al.
patent: 2002/0018599 (2002-02-01), Kamon
patent: 2003/0236653 (2003-12-01), Zinn
Küchler Bernd
Nölscher Christoph
Ziebold Ralf
Edell Shapiro & Finnan LLC
Infineon - Technologies AG
Siek Vuthe
LandOfFree
Method for improving a simulation model of photolithographic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for improving a simulation model of photolithographic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for improving a simulation model of photolithographic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3748197