Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2004-04-08
2008-07-01
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S738000
Reexamination Certificate
active
07395469
ABSTRACT:
A method, apparatus and computer program product are provided for implementing deterministic based broken scan chain diagnostics. A deterministic test pattern is generated and is loaded into each scan chain in the device under test using lateral insertion via system data ports applying system clocks. Then each scan chain is unloaded and a last switching latch is identified. The testing steps are repeated a selected number of times. Then checking for consistent results is performed. When consistent results are identified, then the identified last switching latch is sent to a Physical Failure Analysis system.
REFERENCES:
patent: 4503386 (1985-03-01), DasGupta et al.
patent: 4630270 (1986-12-01), Petit et al.
patent: 5313424 (1994-05-01), Adams et al.
patent: 5640402 (1997-06-01), Motika et al.
patent: 5657332 (1997-08-01), Auclair et al.
patent: 5859804 (1999-01-01), Hedberg et al.
patent: 5951703 (1999-09-01), Sprouse et al.
patent: 6278956 (2001-08-01), Leroux et al.
patent: 6308290 (2001-10-01), Forlenza et al.
patent: 6385750 (2002-05-01), Kapur et al.
patent: 6442720 (2002-08-01), Koprowski et al.
patent: 6618826 (2003-09-01), Chen et al.
patent: 6662327 (2003-12-01), Rajski
patent: 6694454 (2004-02-01), Stanley
patent: 6807646 (2004-10-01), Williams et al.
patent: 6950974 (2005-09-01), Wohl et al.
patent: 6993694 (2006-01-01), Kapur et al.
patent: 7058869 (2006-06-01), Abdel-Hafez et al.
patent: 2002/0125907 (2002-09-01), Kurtulik et al.
patent: 2003/0131294 (2003-07-01), Motika et al.
patent: 2003/0229834 (2003-12-01), Cooke
patent: 2004/0003329 (2004-01-01), Cote et al.
patent: 06230075 (1994-08-01), None
patent: 61195169 (1997-08-01), None
Sarrica, Giuseppe and Kessler, Brian, Theory And Implementation Of LSSD Scan Ring & Stumps Channel Test And Diagnosis, Sep. 28-30, 1992, Electronics Manufacturing Technology Symposium, 1992., Thirteenth IEEE/CHMT International, pp. 195-200.
Guo et al., “A Technique for Fault Diagnosis of Defects in Scan Chains”, IEEE, paper 10.2, 2001, pp. 268-277, USA.
Ismet Bayraktaroglu et al., “Gate Level Fault Diagnosis in Scan-Based BIST,” Proceedings of the 2002 Design Automation and Test in Europe Conference, 1530-1591/02 IEEE.
Anderson Adrian C.
Burdine Todd Michael
Forlenza Donato Orazio
Forlenza Orazio Pasquale
Hurley William James
Britt Cynthia
Pennington Joan
LandOfFree
Method for implementing deterministic based broken scan... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for implementing deterministic based broken scan..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for implementing deterministic based broken scan... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3974082