Electrical computers and digital data processing systems: input/ – Intrasystem connection – Protocol
Reexamination Certificate
2004-05-21
2010-11-30
Cleary, Thomas J (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Protocol
C710S305000, C714S003000, C714S043000
Reexamination Certificate
active
07844767
ABSTRACT:
A technique is described by which two link agents with ports coupled together using a point-to-point interconnect in a system exchange their link width support capabilities and negotiate a link width that is mutually agreeable. The interconnect between each pair of agents comprises a pair of uni-directional links having multiple electrical wires, or lanes, where one link is used by a first agent to transmit data to a second agent and another link is used by the second agent to transmit data to the first agent.
REFERENCES:
patent: 4667305 (1987-05-01), Dill et al.
patent: 5280598 (1994-01-01), Osaki et al.
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5613078 (1997-03-01), Kishigami
patent: 5761455 (1998-06-01), King et al.
patent: 5901332 (1999-05-01), Gephardt et al.
patent: 5911053 (1999-06-01), Pawlowski et al.
patent: 5913044 (1999-06-01), Tran et al.
patent: 6009488 (1999-12-01), Kavipurapu
patent: 6018810 (2000-01-01), Olarig
patent: 6047348 (2000-04-01), Lentz et al.
patent: 6223237 (2001-04-01), McDermid
patent: 6223253 (2001-04-01), Pawlowski
patent: 6434654 (2002-08-01), Story et al.
patent: 6442628 (2002-08-01), Bastiani et al.
patent: 6487617 (2002-11-01), Gates
patent: 6526469 (2003-02-01), Drehmel et al.
patent: 6581116 (2003-06-01), Arimilli et al.
patent: 6587901 (2003-07-01), Nishikawa et al.
patent: 6617877 (2003-09-01), Cory et al.
patent: 6662302 (2003-12-01), Garey
patent: 6665742 (2003-12-01), Owen et al.
patent: 6842818 (2005-01-01), Okamoto et al.
patent: 6961347 (2005-11-01), Bunton et al.
patent: 7136953 (2006-11-01), Bisson et al.
patent: 2001/0034805 (2001-10-01), Usui et al.
patent: 2002/0103945 (2002-08-01), Owen et al.
patent: 2004/0137805 (2004-07-01), Mylly et al.
patent: 2005/0259696 (2005-11-01), Steinman et al.
patent: 1481633 (2004-03-01), None
patent: 0713307 (1996-05-01), None
patent: 2002-540528 (2002-11-01), None
patent: WO 02/49306 (2002-06-01), None
patent: WO 2004/036814 (2004-04-01), None
“Initiatives and Technologies: PCI Express Provides Enterprise Reliability, Availability, and Serviceability”, PCI Express Technology, Intel Corporation, 2003, pp. 4-7.
Bhatt, Ajay V., “Creating a Third Generation I/O Interconnect”, Technology and Research Labs, Intel Corporation, 2002, pp. 1-8.
Cherukuri Naveen
Dabral Sanjay
Dunning David S.
Frodsham Tim
Schoenborn Theodore Z.
Blakely , Sokoloff, Taylor & Zafman LLP
Cleary Thomas J
Intel Corporation
LandOfFree
Method for identifying bad lanes and exchanging width... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for identifying bad lanes and exchanging width..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for identifying bad lanes and exchanging width... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4243767