Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-02-21
2006-02-21
Baumeister, B. William (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
63, 63, 63
Reexamination Certificate
active
07001833
ABSTRACT:
A method for etching contact/via openings in low-k dielectric layers is described. The method introduces a carbon deficient ARL which is compatible with the acidic photoresists used by DUV photolithography. The carbon deficiency of the ARL permits the use of fluorocarbon plasma etching ambients to etch the openings in the low-k layers without excessive polymer formation, thereby eliminating polymer pinch-off during the etching of deep, high aspect ratio contacts and vias in sub-tenth micron integrated circuit technology. Vertical walled contact and via openings may be formed using a DUV photoresist mask and non-oxygen containing fluorocarbon etching plasmas. An additional hardmask is therefore not needed. For non-carbon containing low-k dielectric layers the openings may be etched in simple fluorocarbon plasmas without excessive polymer formation. For low carbon low-k dielectric materials such as alky and aryl polysilsesquioxanes and some organosilicate glasses, the method provides a regimen of hydrogen addition to the etching plasma in order to sufficiently control polymer formation during the contact/via etch to obtain high quality vertical walled openings.
REFERENCES:
patent: 5926740 (1999-07-01), Forbes et al.
patent: 6054379 (2000-04-01), Yau et al.
patent: 6121130 (2000-09-01), Chua et al.
patent: 6159871 (2000-12-01), Loboda et al.
patent: 6168726 (2001-01-01), Li et al.
patent: 6365320 (2002-04-01), Foote et al.
patent: 6372661 (2002-04-01), Lin et al.
patent: 6376392 (2002-04-01), Lee et al.
patent: 6798043 (2004-09-01), Steiner et al.
patent: 6821905 (2004-11-01), Pan et al.
patent: 6879046 (2005-04-01), Gibson et al.
patent: 2003/0087043 (2003-05-01), Edelstein et al.
patent: 2003/0134495 (2003-07-01), Gates et al.
Bao Tien-J
Jang Syun-Ming
Li Lih-Ping
Anya Igwe U.
Baumeister B. William
Haynes and Boone LLP
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Method for forming openings in low-k dielectric layers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming openings in low-k dielectric layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming openings in low-k dielectric layers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3671997