Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-07-05
2002-07-09
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S262000
Reexamination Certificate
active
06417040
ABSTRACT:
TECHNICAL FIELD
The invention relates generally to memory arrays, and more particularly to a memory array having one or more bit, i.e., digit, lines buried in the isolation regions such as silicon-trench-isolation (STI) regions.
BACKGROUND OF THE INVENTION
To accommodate continuing consumer demand for integrated circuits that perform the same or additional functions and yet have a reduced size as compared with available circuits, circuit designers continually search for ways to reduce the size of the memory arrays within these circuits without sacrificing array performance. For example, one known technique for reducing the layout area of a Dynamic Random Access Memory (DRAM) array is to stack storage capacitors above memory cells. Typically, the memory cells are formed in adjacent pairs, where each pair shares a common source/drain region that is connected to a respective digit line. Because the digit lines are disposed above the stack capacitors, and thus above the common source/drain regions, conductive vias are needed to connect the digit lines to the respective common source/drain regions. Therefore, these vias must extend through or adjacent to the plates of the stacked storage capacitors.
A problem with such a stacked-capacitor memory array is that the area of each memory cell, and thus the area of the memory array itself, often cannot be reduced without reducing the capacitances of the stacked capacitors beyond acceptable limits. Because capacitance is proportional to the overlap area of the capacitor plates, the plates of the stacked capacitors must have an overlap area that is large enough to give these capacitors the desired storage capabilities. But the vias that connect the common source/drain regions to the digit lines also have minimum dimensions that are proportional to the minimum feature size of the utilized semiconductor process. Therefore, because a via extends through a hole in a respective pair of stacked-capacitor plates, the minimum total area of a plate is the sum of the minimum required overlap area and the minimum required cross-section area of the intersecting via.
To solve this problem, the article “Buried Bit-Line Cell for 64 MB DRAMS,” proposes burying the bit-lines in the substrate. But, because these bit-lines are formed after the field oxide regions and because the contacts between the bit-lines and the respective memory cells are also buried in the substrate, the resulting reduction in memory-cell area falls short of the maximum obtainable reduction for a given minimum feature size.
Another problem is that, even if it were possible to reduce the area of such a memory array by the maximum obtainable reduction, it would be difficult, if not impossible, to implement a folded-digit-line architecture in such a reduced-area array. In such an architecture, there are typically four word lines that extend over a memory cell pair, as compared with two word lines in a shared-digit-line architecture. Like the vias, the word lines have minimum dimensions that are dictated by the minimum feature size. Therefore, if the area of a memory cell is reduced too much, adjacent word lines may become short-circuited to each other, thus rendering the memory array defective.
SUMMARY OF THE INVENTION
In accordance with one aspect of the invention, a memory array includes a semiconductor substrate, an isolation trench located in the substrate, and a conductor that is located in the trench. The array also includes a memory cell that is coupled to the conductor in the trench. In another embodiment of the invention, the conductor is a digit line that is coupled to a source/drain region of the memory cell.
Thus, where the conductor in the isolation trench is a digit line, no digit-line vias are required. The freed-up space can be used to increase the size, and thus the capacitances, of the stacked capacitors. Or, it can be used to reduce the size of the memory cells without reducing these capacitances.
REFERENCES:
patent: 4604162 (1986-08-01), Sobczak
patent: 4649625 (1987-03-01), Lu
patent: 5198995 (1993-03-01), Dennard et al.
patent: 5214603 (1993-05-01), Dhong et al.
patent: 5391911 (1995-02-01), Beyer et al.
patent: 5497017 (1996-03-01), Gonzales
patent: 5539229 (1996-07-01), Noble, Jr. et al.
patent: 5617351 (1997-04-01), Bertin et al.
patent: 5840591 (1998-11-01), Park et al.
patent: 5892707 (1999-04-01), Noble
patent: 6306703 (2001-12-01), Noble
patent: 0 720 221 (1996-07-01), None
Kohyama et al., Buried Bit-Line Cell for G-4MB DRAMs, in IEEE, 1990 Symposium on VLSI Technology, pp. 2/3-3/3.
Davari et al., “A variable-Size Shallow Trench Isolation (STI) Technology With Diffused Sidewall Doping For Submicron CMOS,” iniedm Technical Digest, International Electron Devices Meeting, San Francisco, California, Dec. 11-14, 1988, pp. 92-95.
Bakeman et al., “A High Performance 16-Mb Dram Technology,” in1990 Symposium on VLSI Technology Digest of Technical Papers, 1990 VLSI Technology Symposium, Honolulu, Hawaii, Jun. 4-7, 1990, pp. 11-12.
Kuge, Shigehiro et al., “SOI-DRAM Circuit Technologies for Low Power High Speed Multigiga Scale Memories,” IEEE Journal of Solid-State Circuits, vol. 31, No. 4, Apr. 1996, pp. 586-591.
Suma, Katsuhiro et al., “An SOI-DRAM with Wide Operating Voltage Range by CMOS/SIMOX Technology,” IEEE Journal of Solid-State Circuits, vol. 29, No. 11, Nov. 1994, pp. 1323-1329.
Dorsey & Whitney LLP
Gurley Lynne A.
Micro)n Technology, Inc.
Niebling John F.
LandOfFree
Method for forming memory array having a digit line buried... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming memory array having a digit line buried..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming memory array having a digit line buried... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2914400