Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-08-02
2004-03-16
Chaudhari, Chandra (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S593000, C438S788000
Reexamination Certificate
active
06706596
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to a method for forming a flash memory cell, and more particularly relates to a method for forming a flash memory cell by using a high-density plasma enhanced chemical vapor deposition (HPDCVD) process.
2. Description of the Prior Art
Flash memory is the most potential memory in the semiconductor industry. Flash memory have been broadly applied to replicatively access date but not disappear as power breaking down, such as the film of digital camera or the basic input-output system of a mother board, because flash memory has the advantages of electrically erasable and programmable mechanisms. Flash memory can simultaneously proceed the erase and the program mechanisms to all flash memory cells in the whole memory's array. Accordingly, how to advance the performance and reduce the cost of the flash memory becomes an important subject.
In the conventional method for forming a flash memory cell, the isolation oxide is formed and then a planarization process is performed, such as a chemical mechanism polishing (CMP) process or an etching back process. In the process steps, the CMP process is difficult controlled and the common disadvantages are dishing or erosion on the surface. Also in the process step, the etching back process is complicated and the common disadvantages are high costs. Hence, there are many solutions to overcome the disadvantages of the conventional planarization process. Moreover, it is more and more important to integrate the processes and to increase the efficiency of the flash memory.
SUMMARY OF THE INVENTION
An object of the invention is to provide a method for forming a flash memory cell by using a HDPCVD process to form the desired dielectric layer for isolation.
Another object of the invention is to provide a method for forming a flash memory cell, which can effectively increase the storage of electrical charges.
In order to achieve previous objects, the present invention provides a method for forming a flash memory cell and comprises following steps. First, a substrate is provided. Then, a gate dielectric layer, a first polysilicon layer and a hard mask layer are sequentially formed on the substrate. Next, portion of the nitride layer, the polysilicon layer and the gate dielectric layer are removed to form a plurality of holes to expose the substrate. Following, a dielectric layer is formed in those holes by the HDPCVD process with a first parameters set. Last, the hard mask layer on the first polysilicon layer is removed by the HDPCVD process with a second parameters set. Further, a second polysilicon layer could be conformally formed on the first polysilicon layer and the dielectric layer.
REFERENCES:
patent: 5010028 (1991-04-01), Gill et al.
patent: 5763309 (1998-06-01), Chang
patent: 5814543 (1998-09-01), Nishimoro et al.
patent: 6203863 (2001-03-01), Liu et al.
patent: 6248631 (2001-06-01), Huang et al.
patent: 6368988 (2002-04-01), Li et al.
Chang Ping-Yi
Liu Wan-Yi
Wu Shu-Li
LandOfFree
Method for forming flash memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming flash memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming flash memory cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3251886