Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1994-12-28
1997-08-26
Picardat, Kevin M.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438261, 438264, 438400, H01L 2170
Patent
active
056610602
ABSTRACT:
A Flash EEPROM memory array and method for making the same is provided. The memory array has rectangularly shaped field oxide regions. A field oxide layer is grown on a substrate having p-wells. The field oxide layer is selectively etched to provide the resulting field oxide regions. Subsequent method steps provide tunnel oxide regions, floating gates oxide-nitride-oxide layers, bit lines, oxide spacers and word lines, word line to metal dielectric, contacts, metal and passivation.
REFERENCES:
patent: 4937075 (1990-06-01), Hollingsworth et al.
patent: 4963502 (1990-10-01), Teng et al.
patent: 5001076 (1991-03-01), Mikkelson
patent: 5028555 (1991-07-01), Haskell
patent: 5169796 (1992-12-01), Murray et al.
patent: 5304460 (1994-04-01), Fulton et al.
patent: 5328864 (1994-07-01), Yoshizumi
patent: 5348899 (1994-09-01), Dennison et al.
patent: 5366921 (1994-11-01), Tashiro
Gill Manzur
Shacham Etan
National Semiconductor Corporation
Picardat Kevin M.
LandOfFree
Method for forming field oxide regions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming field oxide regions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming field oxide regions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1987798