Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1998-08-26
2002-04-02
Bowers, Charles (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S279000, C438S286000, C438S301000, C438S588000
Reexamination Certificate
active
06365469
ABSTRACT:
TECHNICAL FIELD
This invention relates to integrated circuits and, more specifically, to dual-polysilicon structures in integrated circuits and a method for making them.
BACKGROUND OF THE INVENTION
Device structures with dual layers of polysilicon over oxide layers of differing thickness have many uses in integrated circuits such as Dynamic Random Access Memory (DRAM) cells, Static Random Access Memory (SRAM) cells, etc. The process for manufacturing dual-polysilicon structures currently requires multiple polysilicon depositions, patterning, and etches. Each deposition, patterning, and etch sequence is both time consuming and costly.
Additionally, the multi-layered polysilicon structure produced by such a known process yields an uneven topology upon which further processing steps must typically be performed. Carrying out further steps on such an uneven topology can be difficult.
SUMMARY OF THE INVENTION
The present invention is directed to a new method for fabricating dual-polysilicon structures and integrated circuits. The method uses fewer steps than those used in prior art processes. In accordance with the invention, trenches of differing depths are formed in an insulating layer prior to depositing a polysilicon layer. The trenches are formed by forming a first insulating layer and a barrier layer above the first insulating layer. Subsequently, a second insulating layer is formed above the barrier layer. A first trench is formed in the second insulating layer and a second trench is formed through the first insulating layer, the barrier layer, and the second insulating layer. An implantation barrier is deposited in each trench, and then ion implantation is performed to create self-aligned source and drain regions. Polysilicon, sufficient to fill the trenches, is then deposited and planarized. This process reduces the number of steps required to achieve a dual-polysilicon structure using a single polysilicon formation step. Additionally, the present invention provides a structure that has a more level topography than that provided by prior art methods.
REFERENCES:
patent: 5342797 (1994-08-01), Sapp et al.
patent: 5545579 (1996-08-01), Liang et al.
patent: 5661054 (1997-08-01), Kauffman et al.
patent: 5686326 (1997-11-01), Kitahara et al.
patent: 5731236 (1998-03-01), Chou et al.
patent: 5741719 (1998-04-01), Kim
patent: 5773348 (1998-06-01), Wu
patent: 5994179 (1999-11-01), Masuoka
patent: 6008097 (1999-12-01), Yoon et al.
Patent No. 5,457,329, Filed on Aug. 23, 1994 and issued on Oct. 10, 1995 to Masana Harada.
Patent No. 4,988,639, filed on Sep. 28, 1989 and issued on Jan. 29, 1991 to Kunio Aomura.
Patent No. 5,776,817, filed on Jan. 3, 1997 and issued on Jul. 7, 1998 to Kuei-Chang Liang.
Chittipeddi Sailesh
Kelly Michael James
Agere Systems Guardian Corp.
Chen Jack
LandOfFree
Method for forming dual-polysilicon structures using a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming dual-polysilicon structures using a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming dual-polysilicon structures using a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2872081