Method for forming an integrated circuit

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S408000, C257S412000

Reexamination Certificate

active

07402872

ABSTRACT:
A method is described for manufacturing an n-MOS semiconductor transistor. Recesses are formed in a semiconductor substrate adjacent a gate electrode structure. Silicon is embedded in the recesses via a selective epitaxial growth process. The epitaxial silicon is in-situ alloyed with substitutional carbon and in-situ doped with phosphorus. The silicon-carbon alloy generates a uniaxial tensile strain in the channel region between the source and drain, thereby increasing electron channel mobility and the transistor's drive current. The silicon-carbon alloy decreases external resistances by reducing contact resistance between source/drain and silicide regions and by reducing phosphorous diffusivity, thereby permitting closer placement of the transistor's source/drain and channel regions.

REFERENCES:
patent: 6605498 (2003-08-01), Murthy et al.
patent: 6621131 (2003-09-01), Murthy et al.
patent: 6717213 (2004-04-01), Doyle et al.
patent: 6946350 (2005-09-01), Lindert et al.
patent: 2003/0098479 (2003-05-01), Murthy et al.
patent: 2004/0119101 (2004-06-01), Schrom et al.
patent: 2004/0251480 (2004-12-01), Tolchinsky et al.
patent: 2004/0253776 (2004-12-01), Hoffman et al.
patent: 2004/0262683 (2004-12-01), Bohr et al.
patent: 2004/0262692 (2004-12-01), Hareland et al.
patent: 2004/0262694 (2004-12-01), Chidambaram
patent: 2005/0019967 (2005-01-01), Ravi
patent: 2005/0064715 (2005-03-01), Shaheen
patent: 2005/0106792 (2005-05-01), Cea et al.
patent: 2006/0076627 (2006-04-01), Chen et al.
U.S. Appl. No. 11/039,197, filed Jan. 18, 2005, Doyle et al.
Ghani, T. et al., “A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors”, 2003 International Electron Devices Meeting, 3 pages, Dec. 9, 2003.
Thompson, S. et al, “A 90 nm Logic Technology Featuring 50 nm Strained Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and 1 μm2SRAM Cell”, 2002 International Electron Devices Meeting, pp. 61-64, Dec. 9, 2002.
Lammers, D., “Intel, TI ‘Straining’ to Improve 90-nm Silicon”, EE Times, 3 pages, Oct. 24, 2003.
Moroz, Victor et al., “Analyzing Strained-Silicon Options for Stress-Engineering Transistors,” Solid State Technology, Jul. 2004, available at http://sst.pennnet.com/Articles/Article—Display.cfm?Section=ARTCL&ARTICLE—ID=208681&VERSION—NUM=1&p=5.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for forming an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for forming an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming an integrated circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2784528

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.