Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-11-12
2004-03-30
Zarabian, Amir (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S593000, C438S714000, C438S717000, C438S724000, C438S770000, C438S771000, C438S947000, C438S950000
Reexamination Certificate
active
06713348
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to the field of semiconductor processing, and more particularly to a method for forming an etch mask and exemplary uses therefor.
BACKGROUND OF THE INVENTION
During the manufacture of a semiconductor device a large number of transistors and other structures are formed over a semiconductor substrate assembly such as a semiconductor wafer. As manufacturing techniques improve and transistor density increases as feature size decreases, one manufacturing step which can create difficulties is photolithography, as there is a limit to the minimum feature size which can be formed with conventional equipment.
Various attempts have been made to overcome the limitations of conventional photolithography. For example, U.S. Pat. No. 5,750,441 by Figura et al., assigned to Micron Technology, Inc. and incorporated herein by reference in its entirety, describes various patterning techniques which have been developed in an attempt to decrease the allowable feature size using conventional lithographic equipment.
Using an oxygen plasma treatment to alter the etch characteristics of a material has been demonstrated. Hicks, et al. (S. E. Hicks, S. K. Murad, I. Sturrock, and C. D. W. Wilkinson, “Improving the Resistance of PECVD Silicon Nitride to Dry Etching Using an Oxygen Plasma,”
Microelectronic Engineering
, 35, pp. 41-44, 1997) teaches the treatment of a silicon nitride layer to increase its resistance to an etch. After the silicon nitride layer is formed using plasma enhanced chemical vapor deposition, it is subjected to a treatment in a reactive ion etch chamber comprising a radio frequency power of 50 Watts, an oxygen flow rate of 25 standard cubic centimeters, and a gas pressure of 100 millitorr thereby resulting in a direct current bias of 110 volts. Hicks teaches a layer which is homogeneously densified. The etch rate of an untreated silicon nitride layer using SF
6
reactive ion etching was demonstrated to be up to 1,000 times greater than a treated silicon nitride subjected to the same etch conditions.
A patterning technique which can form device features smaller than those allowable by conventional photolithography equipment would be desirable.
SUMMARY OF THE INVENTION
The present invention provides a new method which decreases the minimum device feature size that can be formed with conventional photolithography equipment. In accordance with one embodiment of the invention a semiconductor substrate assembly is provided and a layer of polycrystalline silicon (poly) is formed thereover. A silicon nitride layer is formed over the poly layer, and a silicon dioxide layer is formed over the silicon nitride. The nitride and oxide layers are patterned with an etch mask having a width, thereby resulting in cross sectional sidewalls in the silicon nitride. The sidewalls of the silicon nitride are treated with an oxygen plasma which alters the etch characteristics of the silicon nitride sidewalls.
The silicon dioxide is removed, as is the untreated portion of the silicon nitride layer thereby resulting in pillars of treated silicon nitride having a width less than the width of the mask. The poly layer is etched using the silicon nitride pillars as an etch mask, thereby resulting in poly features, each of which has a width less than the width of the original etch mask.
REFERENCES:
patent: 4402128 (1983-09-01), Blackstone
patent: 4803181 (1989-02-01), Buchmann et al.
patent: 4818715 (1989-04-01), Chao
patent: 4851365 (1989-07-01), Jeuch
patent: 4968552 (1990-11-01), Linde
patent: 5089867 (1992-02-01), Lee
patent: 5149665 (1992-09-01), Lee
patent: 5192872 (1993-03-01), Lee
patent: 5241202 (1993-08-01), Lee
patent: 5260593 (1993-11-01), Lee
patent: 5281548 (1994-01-01), Prall
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5429970 (1995-07-01), Hong
patent: 5444279 (1995-08-01), Lee
patent: 5595941 (1997-01-01), Okamoto et al.
patent: 5658814 (1997-08-01), Lee
patent: 5707897 (1998-01-01), Lee et al.
patent: 5750441 (1998-05-01), Figura et al.
patent: 5767005 (1998-06-01), Doan et al.
patent: 5879992 (1999-03-01), Hsieh et al.
patent: 5905280 (1999-05-01), Liu et al.
patent: 5907775 (1999-05-01), Tseng
patent: 5923981 (1999-07-01), Qian
patent: 6010934 (2000-01-01), Wu
patent: 6046086 (2000-04-01), Lin et al.
patent: 6087220 (2000-07-01), Rogers et al.
patent: 6124167 (2000-09-01), Kao et al.
patent: 6172394 (2001-01-01), Nakagawa
patent: 6288423 (2001-09-01), Sugaya
patent: 6413818 (2002-07-01), Huang et al.
patent: 6479861 (2002-11-01), Kao et al.
patent: 2001/0000112 (2001-04-01), Lin et al.
Microelectronic Engineering 35 (1997) 41-44, “Improving the Resistance of PECVD Silicon Nitride to Dry Etching using an Oxygen Plasma” S.E. Hicks, S.K. Murad, I. Sturrock, C.D.W. Wilkinson.
Kao David Y.
Li Li
Martin Kevin D.
Micro)n Technology, Inc.
Zarabian Amir
LandOfFree
Method for forming an etch mask during the manufacture of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming an etch mask during the manufacture of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming an etch mask during the manufacture of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3216516