Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2002-08-22
2004-09-28
Gurley, Lynne (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S592000, C438S630000, C438S649000, C438S651000, C438S655000, C438S658000, C438S678000, C438S682000, C438S683000, C438S685000, C438S686000
Reexamination Certificate
active
06797598
ABSTRACT:
FIELD OF INVENTION
The present invention generally relates to a process for producing integrated circuit devices, and more particularly to a method for forming an epitaxial cobalt silicide layer on MOS devices.
BACKGROUND
Cobalt silicide (CoSi
2
) has been widely accepted as an electrical contact and interconnect material for use in forming MOS devices. Significant reduction in parasitic electrical resistance is achieved with the formation of a CoSi
2
layer, which therefore enhances drive-current and speed of the devices. One commonly known method of forming a CoSi
2
layer is a self-aligned silicide (salicide) process, in which cobalt is deposited on a MOS structure, and reacts with the exposed silicon and polysilicon of the MOS structure in a heated environment to form a silicide layer. The unreacted metal is then removed from the MOS structure by using a selective etching process, leaving the silicide over the gate and the source/drain region.
As devices are scaled to sub-0.18 &mgr;m and beyond, the requirements for salicide process become more stringent. In order for devices to operate in the deep sub-micron regime, shallow source/drain junctions are incorporated to prevent junction “punch-through” and reduce the effect of drain-induced barrier lowering (DIBL). The presence of non-uniformity or interface roughness at the silicide-silicon interface is detrimental to the integrity of shallow junctions, and it could result in excessive junction leakage current. As a result, forming epitaxial CoSi
2
has become of critical importance, especially for deep sub-micron devices.
One known method of forming epitaxial CoSi
2
involves the use of a thin metal interlayer between the cobalt layer and silicon substrate. Another method includes depositing a thin titanium nitride or titanium tungsten film as a capping-layer on top of the cobalt layer. Both of these methods require subjecting their respective structures to heat treatment processes to form cobalt silicide. These known methods require additional processing steps and/or an additional sputtering chamber and target for depositing the interlayer or the capping-layer. Moreover, extra cleaning steps are also required to remove the additional interlayer and capping-layer upon silicide formation. Consequently, these methods further result in increased process cycle time due to the additional processing steps involved.
SUMMARY OF THE INVENTION
The present invention is directed to a method for forming an epitaxial cobalt silicide layer on a MOS device. The method includes the step of sputter depositing cobalt in an ambient, forming a first layer of cobalt silicide on gate and the source/drain regions of the MOS device. Subsequently, cobalt may be sputter deposited again in an ambient of argon to increase the thickness of the cobalt silicide layer to a second thickness.
REFERENCES:
patent: 455301 (1891-11-01), Gibson et al.
patent: 4814294 (1989-03-01), West et al.
patent: 5356837 (1994-10-01), Geiss et al.
patent: 5536684 (1996-07-01), Dass et al.
patent: 5736461 (1998-04-01), Berti et al.
patent: 6008124 (1999-12-01), Sekiguchi et al.
patent: 6337272 (2002-01-01), Hamanaka
S. L. Zhang, J. Cardenas, F.M. d'Heurle, B.G. Svensson, and C.S. Petersson, “On the Formation of Epitaxial CoSi2from the reaction of Si with a Co/Ti bilayer”, Appl. Phys. Lett. 66 (1), Jan. 2, 1995, pp. 58-60.
M. Falke, B. Gebhardt, G. Beddies, S. Telchert, and H.J. Hinneberg, “Epitaxial CoSi2by solid phase reaction of Co/Ti and Co/Hf bilayers on Si(001)”, Microelectronic Engineering 55 (2001), pp. 171-175.
Hwa Sung Rhee, Byung Tae Ahn, and Dong Kyun Sohn, “Growth behavior and thermal stability of epitaxial CoSi2layer from cobalt-carbon films on (100) Si substrate”, Journal of Applied Physics, vol. 86, No. 6, Sep. 15, 1999.
Gall Daniel
Greene Joseph E.
Lim Chong Wee
Petrov Ivan Georgiev
Shin Chan Soo
Greer Burns & Crain Ltd.
Gurley Lynne
The Board of Trustees of the University of Illinois
LandOfFree
Method for forming an epitaxial cobalt silicide layer on MOS... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming an epitaxial cobalt silicide layer on MOS..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming an epitaxial cobalt silicide layer on MOS... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3222276