Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1999-11-22
2001-10-16
Niebling, John F. (Department: 2862)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S304000, C438S723000
Reexamination Certificate
active
06303451
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to integrated circuit fabrication, and more specifically to a method for forming a transistor within an integrated circuit.
BACKGROUND OF THE INVENTION
The semiconductor industry continually strives to increase device performance by reducing the distance between individual devices, and by reducing the size of the devices themselves. Unfortunately, this continuing reduction in device dimensions has begun to adversely effect the performance and the reliability of integrated circuits.
Specifically, the reduction in transistor gate length has made it more difficult to control the drain saturation current of submicron transistors, especially submicron PMOS transistors. The source and drain regions of a transistor are fabricated using dopants that rapidly diffuse through silicon. Present integrated circuit fabrication processes, however, cannot uniformly and repeatedly control the lateral diffusion of these dopants. As a result, submicron transistors often have non-uniform drain saturation currents. This occurs because the overlap between the gate electrode and the source and drain regions cannot be repeatedly controlled, due to the uncontrolled lateral diffusion of the dopants which are used to form the source and drain regions.
Accordingly, a need exists for a method to form transistors in an integrated circuit which have improved drain saturation currents.
REFERENCES:
patent: 4983544 (1991-01-01), Lu et al.
patent: 5258095 (1993-11-01), Nagata et al.
patent: 5428240 (1995-06-01), Lur
patent: 5434093 (1995-07-01), Chau et al.
patent: 5728619 (1998-03-01), Tsai et al.
patent: 5834795 (1998-11-01), Lee
patent: 5952693 (1999-09-01), Wu et al.
patent: 6037233 (2000-03-01), Liu et al.
patent: 6046090 (2000-04-01), Wu
patent: 6071826 (2000-06-01), Cho et al.
patent: 6087234 (2000-07-01), Wu
Goh Carol
Neoh Soon Ee
Tang Kin Wai
Zhang Xin
Chartered Semiconductor Manufacturing Ltd
Lindsay, Jr. Walter Z.
Niebling John F.
LandOfFree
Method for forming a transistor within an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a transistor within an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a transistor within an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2617789