Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-04-22
2000-07-18
Monin, Jr., Donald L.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438254, 438255, 438398, H01L 218242
Patent
active
060906634
ABSTRACT:
In the preferred embodiment for forming a rugged polysilicon cup-shaped capacitor of a dynamic random access memory cell, a first dielectric layer is formed on a semiconductor substrate. A second dielectric layer is formed on the first dielectric layer, followed by the formation of a first conductive layer on the second dielectric layer. Portions of the first conductive layer and the second dielectric layer are then removed to define an opening therein. A second conductive layer is formed conformably on the substrate within the opening and on the first conductive layer. A sidewall structure is then formed within the opening on sidewalls of the second conductive layer. Next, a removing step is performed to remove a portion of the second conductive layer which is uncovered by the sidewall structure. The sidewall structure and a portion of the first dielectric layer are removed, using the residual second conductive layer as a mask, to define a contact hole within the first dielectric layer. A third conductive layer is formed conformably on the substrate and formed to fill up the contact hole. Portions of the first conductive layer and the third conductive layer are removed to define a storage node. The second dielectric layer is then removed and a third dielectric layer is formed on the substrate. Finally, a fourth conductive layer is formed on the third dielectric layer to complete the formation of the capacitor.
REFERENCES:
patent: 5759888 (1998-06-01), Wang et al.
patent: 5930621 (1999-07-01), Kang et al.
patent: 5937294 (1999-08-01), Sandhu et al.
patent: 5940701 (1999-08-01), Tseng
patent: 6030866 (2000-02-01), Choi
Acer Semiconductor Manufacturing Inc.
Monin, Jr. Donald L.
Pham Hoai
LandOfFree
Method for forming a high-density DRAM cell with a rugged polysi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a high-density DRAM cell with a rugged polysi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a high-density DRAM cell with a rugged polysi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2035927