Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1999-10-14
2001-01-16
Tsai, Jey (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S398000
Reexamination Certificate
active
06174770
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to semiconductor memories, and more particularly, to an improved method for making a DRAM capacitor.
BACKGROUND OF THE INVENTION
It has been a recent trend in dynamic random access memory (DRAM) to increase the density of DRAM integrated circuits. However, as higher density DRAM cells are developed, the area available for capacitors that are used in the DRAM cells decreases. In order to decrease the area of capacitors while maintaining reliability standards, it is important to be able to maintain the capacitance of each capacitor while decreasing its area. Recently, capacitors having a three-dimensional structure have been suggested to increase cell capacitance. Such capacitors include, for example, double-stacked, fin-structured, cylindrical, spread-stacked, and box structured capacitors. In addition, where a polysilicon storage node is used, capacitance can be increased by selectively forming hemispherical grain polysilicon (HSG) on the polysilicon layer.
One of the most popular types of capacitors is the crown capacitor that incorporates HSG formation on the crown portion of the polysilicon. A typical prior art process flow for forming a HSG enhanced crown capacitor involves the formation of a polysilicon plug extending down through an oxide layer and nitride layer to a contact of a transistor. A second oxide layer is then deposited over the polysilicon plug and the nitride layer. Using conventional photolithography and etching steps, a crown shaped opening is formed in the second oxide layer and nitride layer. An amorphous silicon layer is then deposited over the second oxide layer and into the crown opening. The portion of the amorphous silicon layer that is outside of the crown opening is removed by, for example, chemical mechanical polishing (CMP). Next, selective HSG polysilicon is then grown on the amorphous silicon layer to form the bottom plate of the capacitor. Alternatively, the second oxide layer may be removed prior to formation of the HSG polysilicon. This allows HSG polysilicon to be formed on both the inside and outside of the crown structure.
However, the process for forming HSG polysilicon requires precise control of temperature, pressure, and doping level, which often results in large polysilicon depletion (≈15% or larger). The depletion effect reduces the capacitance and results in smaller signal charge storage.
The present invention is directed to an improved method for forming a DRAM crown capacitor using HSG polysilicon.
SUMMARY OF THE INVENTION
A method for manufacturing a semiconductor capacitor atop a conductive plug is disclosed. The conductive plug is formed in a dielectric layer. The method comprises the steps of: forming a first oxide layer on said dielectric layer and said conductive plug; forming a crown opening in said first oxide layer, said crown opening exposing said conductive plug; forming silicon sidewall spacers on the sidewalls of said crown opening; forming HSG silicon on said silicon sidewall spacers; oxidizing said HSG silicon and said silicon sidewall spacers; forming a doped polysilicon layer into said crown opening and over said oxidized HSG silicon; forming a thin dielectric layer over said doped polysilicon layer; and forming a top conductive layer over said thin dielectric layer.
REFERENCES:
patent: 6010942 (2000-01-01), Chien et al.
patent: 6046083 (2000-04-01), Lin et al.
Blakley Sokoloff Taylor & Zafman LLP
Taiwan Semiconductor Manufacturing Co. Ltd.
Tsai Jey
LandOfFree
Method for forming a crown capacitor having HSG for DRAM memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for forming a crown capacitor having HSG for DRAM memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for forming a crown capacitor having HSG for DRAM memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2464423