Method for fabricating vertical walled stacked capacitors for dr

Details Method for fabricating vertical walled stacked capacitors for dr Method for fabricating vertical walled stacked capacitors for dr

1996-11-12

1998-03-17

Tsai, Jey

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

439396, H01L 218242

Patent

active

057286175

ABSTRACT:
A method for manufacturing an array of stacked capacitors having vertical sidewalls with increased capacitance on a dynamic random access memory (DRAM) device was achieved. The invention utilizes two masking steps and self-aligning etch back steps to form a very high density array of bottom capacitor (node) electrodes for a DRAM device. The method involves depositing and planarizing a thick first polysilicon layer over a partially completed DRAM cell. A silicon oxide layer with openings aligned over the node contact openings of the pass transistors (FETs) is formed. Silicon nitride sidewall spacers are formed in the oxide openings and a thermal oxide is grown on the first polysilicon layer. After selectively removing the nitride spacers the polysilicon is etched to form the inner sidewalls for the bottom electrode. The oxide etch mask layers are removed and a second photoresist mask is used to define the outer perimeter (sidewalls) of the array of bottom electrodes. An interelectrode dielectric is formed on the bottom electrodes and a second polysilicon layer is deposited and patterned to form the top electrodes and complete the array of vertical walled stacked capacitors on the DRAM device.

REFERENCES:
patent: 5084405 (1992-01-01), Fazan et al.
patent: 5100825 (1992-03-01), Fazan et al.
patent: 5332685 (1994-07-01), Park et al.
patent: 5364813 (1994-11-01), Koh
patent: 5386382 (1995-01-01), Ahn
patent: 5508223 (1996-04-01), Tseng

Affiliated with

Also associated with

Rating

Method for fabricating vertical walled stacked capacitors for dr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating vertical walled stacked capacitors for dr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating vertical walled stacked capacitors for dr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-957209