Method for fabricating transistors of different conduction...

Details Method for fabricating transistors of different conduction... Method for fabricating transistors of different conduction...

2006-08-08

2006-08-08

Schillinger, Laura M. (Department: 2813)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S243000, C438S279000, C438S241000

Reexamination Certificate

active

07087492

ABSTRACT:
A gate electrode layer is doped in a first section of a semiconductor substrate. By means of a patterning, encapsulated gate electrodes emerge from the gate electrode layer, which gate electrodes are arranged in a high packing density in a first section and are assigned to selection transistors of memory cells, and are arranged in a low packing density in a second section and are assigned to transistors of logic circuits. After a processing of the selection transistors, the encapsulated gate electrodes are uncovered in the second section and are subsequently doped in the same way in each case simultaneously with the respectively assigned source/drain regions. Together with a subsequent siliciding of the gate electrodes and of the source/drain regions, the performance of the transistors in the second section is significantly increased with little additional outlay.

REFERENCES:
patent: 5057448 (1991-10-01), Kuroda
patent: 5225700 (1993-07-01), Smayling
patent: 5998252 (1999-12-01), Huang
patent: 6069038 (2000-05-01), Hashimoto et al.
patent: 6133096 (2000-10-01), Su et al.
patent: 6146994 (2000-11-01), Hwang
patent: 6235574 (2001-05-01), Tobben et al.
patent: 6284592 (2001-09-01), Lee
patent: 6326657 (2001-12-01), Ohkawa
patent: 6391704 (2002-05-01), Hong et al.
patent: 6506647 (2003-01-01), Kuroda et al.
patent: 6624019 (2003-09-01), Kim
patent: 6933195 (2005-08-01), Lee
patent: 2005/0026373 (2005-02-01), Popp et al.

Affiliated with

Also associated with

Rating

Method for fabricating transistors of different conduction... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating transistors of different conduction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating transistors of different conduction... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3612428