Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-04-28
2000-05-23
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438384, H01L 218244
Patent
active
060665246
ABSTRACT:
An SRAM cell and method for fabricating the same including first and second access transistors, first and second drive transistors, and first and second load resistors. A first terminal of the first access transistor, a gate terminal of the second drive transistor, and a first load resistor terminal are connected to one another to form a first cell node terminal. A first terminal of the second access transistor, a gate terminal of the first drive transistor, and a second load resistor terminal are connected to one another to form a second cell node terminal. The SRAM cell includes a gate electrode of each of the first and second drive transistors arranged over a semiconductor substrate in a first direction, and a gate electrode of each of the first and second access transistors arranged in the first direction overlapped with portions of the gate electrodes of the first and second drive transistors.
REFERENCES:
patent: 5824579 (1998-10-01), Subramanian et al.
patent: 5939760 (1999-08-01), Batra et al.
Shuji Ikeda et al., "A Stacked Split Word-Line (SSW) Cell for Low Voltage Operation, Large Capacity, High Speed SRAMs", IEDM, 1993, pp. 809-812.
LG Semicon Co. Ltd.
Tsai Jey
LandOfFree
Method for fabricating SRAM cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating SRAM cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating SRAM cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1836384