Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-06-28
2008-11-04
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S533000, C438S664000, C438S682000, C257SE21432, C257SE21438
Reexamination Certificate
active
07446008
ABSTRACT:
Disclosed is a method for fabricating a semiconductor device. The method can include forming a first barrier pattern to cover a first region of a semiconductor substrate while exposing second and third regions of the semiconductor substrate, forming a first oxide layer pattern on the second and third regions, forming a second barrier pattern to cover the third region while exposing the first and second regions, forming a second oxide layer pattern on the first and second regions, forming a third oxide layer pattern on the second region by removing the second and first oxide layer patterns formed on the first and third regions, forming a silicide metal layer on the first, second, and third regions, and selectively forming silicide on the first and third regions by performing an annealing process with respect to the silicide metal layer.
REFERENCES:
patent: 6670228 (2003-12-01), Coolbaugh et al.
patent: 2002/0034847 (2002-03-01), Wang
patent: 2008/0102583 (2008-05-01), Pritchard et al.
Dongbu Hitek Co., Ltd.
Fourson George
Saliwanchik Lloyd & Saliwanchik
LandOfFree
Method for fabricating silicide layers for semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating silicide layers for semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating silicide layers for semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4037406