Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Encapsulating
Reexamination Certificate
2011-05-10
2011-05-10
Im, Junghwa M. (Department: 2811)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Encapsulating
C438S106000, C438S112000, C438S121000, C438S124000, C257S690000, C257SE23116
Reexamination Certificate
active
07939383
ABSTRACT:
A semiconductor package and a fabrication method thereof are provided in which a dielectric material layer formed with a plurality of openings is used and a solder material is applied into each of the openings. A first copper layer and a second copper layer are in turn deposited over the dielectric material layer and solder materials, and the first and second copper layers are patterned to form a plurality of conductive traces each of which has a terminal coated with a metal layer. A chip is mounted on the conductive traces and electrically connected to the terminals by bonding wires, with the dielectric material layer and solder materials being exposed to the outside. This package structure can flexibly arrange the conductive traces and effectively shorten the bonding wires, thereby improve trace routability and quality of electrical connection for the semiconductor package.
REFERENCES:
patent: 5830800 (1998-11-01), Lin
patent: 5841191 (1998-11-01), Chia et al.
patent: 5859475 (1999-01-01), Freyman et al.
patent: 6072239 (2000-06-01), Yoneda et al.
patent: 6130115 (2000-10-01), Okumura et al.
patent: 6143981 (2000-11-01), Glenn
patent: 6229200 (2001-05-01), Mclellan et al.
patent: 6372540 (2002-04-01), Huemoeller
patent: 6514847 (2003-02-01), Ohsawa et al.
patent: 6578754 (2003-06-01), Tung
patent: 6884652 (2005-04-01), Huang et al.
patent: 2002/0182770 (2002-12-01), Chen et al.
Huang Chien Ping
Huang Chih-Ming
Wang Yu-Po
Corless Peter F.
Edwards Angell Palmer & & Dodge LLP
Im Junghwa M.
Jensen Steven M.
Siliconware Precision Industries Co., LTD.
LandOfFree
Method for fabricating semiconductor package free of substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating semiconductor package free of substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating semiconductor package free of substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2692964