Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-07-17
2002-11-12
Sherry, Michael (Department: 2829)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S301000, C438S303000
Reexamination Certificate
active
06479357
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device, and more particularly, to a method for fabricating a semiconductor device suitable to a high speed and highly integrated device by lowering a resistance of a gate electrode.
2. Description of the Background Art
As a semiconductor device is highly integrated more and more, the length of a channel is rapidly shortened, which leads to a reduction in the width of a gate electrode. Accordingly, a polysilicon electrode typically used as a material for the gate electrode in the conventional art has a limitation in fabricating a high speed and highly integrated device.
Accordingly, the material for the existing gate electrode needs to be substituted by a fresh one having a low resistance.
Copper is spotlighted as a next generation metal line material since it has a low resistance and a favorable electron mobility characteristic. Nevertheless, due to its defective that it is hardly diffused into an insulation film, copper has never been used as a gate electrode.
Accordingly, the inventor of the present invention has studied in search for a method for fabricating a semiconductor device by using copper, having the low resistance and favorable electron mobility characteristic, as a gate electrode.
SUMMARY OF THE INVENTION
Therefore, an object of the present invention is to provide a method for fabricating a semiconductor device having a gate electrode suitable to a high speed and a highly integrated device.
Another object of the present invention is to provide a method for fabricating a semiconductor device of which a gate electrode is formed by using copper having a lower resistance and favorable electron mobility characteristic.
To achieve these and other advantages and in accordance with the purposed of the present invention, as embodied and broadly described herein, there is provided a method for fabricating a semiconductor device including the steps of: forming a gate insulation film on the upper surface of a semiconductor substrate; forming a dummy layer pattern on the upper surface of the gate insulation film; forming an insulating side wall spacer on both side walls of the dummy layer pattern; injecting an impurity ion into the semiconductor substrate of the both sides of the side wall spacer, to form a source and a drain; forming an insulation layer in a manner that the entire upper surface of the semiconductor substrate becomes higher than the dummy layer pattern; performing a chemical-mechanical polishing step, to expose the upper surface of the dummy layer pattern; etching the dummy layer pattern and forming a trench on the gate insulation film; forming a barrier film on the inner wall of the trench and on the upper surface of the insulation layer; and filling the trench with copper layer.
In order to achieve the above objects, the method for fabricating a semiconductor device further including a step of forming a polysilicon layer pattern between a gate insulation film and a dummy layer pattern.
In order to achieve the above objects, the method for fabricating a semiconductor device further including a step of forming a silicide layer on the upper surface of the source and the drain, after the step of forming the source and the drain.
REFERENCES:
patent: 6251729 (2001-06-01), Montree et al.
patent: 11-87701 (1999-03-01), None
Chatterjee et al., “Sub-100nm Gate Length Metal gate NMOS Transistors Fabricated by a Replacement Gate Process”, Electron Devices meeting, 1997. Technical. Digest., International, pp. 821-824.*
Matsuki et al., “Cu/poly-Si Damascene Gate Structured MOSFET with Ta and TaN Stacked Barrier”, Dec. 5-8, 1999, IEEE Electron Devices Meeting, pp. 261-264.*
Neudeck, Modular Series On Solid State Devices Vol. II The PN Junction Diode, 1983, Addison-Wesley, pp. 8-10.
Birch & Stewart Kolasch & Birch, LLP
Hyundai Electronics Industries Co,. Ltd.
Pert Evan
Sherry Michael
LandOfFree
Method for fabricating semiconductor device with copper gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating semiconductor device with copper gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating semiconductor device with copper gate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2943101