Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-05-22
2003-09-02
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S297000, C438S300000, C438S303000
Reexamination Certificate
active
06613636
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a method for fabricating a semiconductor device which uses, in fabrication process steps of the semiconductor device, a layered film made of two or more types of oxide films which differ in their film qualities. The present invention more particularly relates to a selective wet etching of the layered film.
Recently, in VLSI devices configured by integrating a large number of elements, miniaturization of the elements has progressed in accordance with the technical trend toward smaller size, higher density, higher speed, lower power consumption and the like of the devices. With the progress in miniaturization of elements, thinning of a coating film constituting each element and miniaturization of each part of the element are approaching the utmost limit. In such circumstances, local thickness reduction of the coating film and unexpected change in shape of each part of the element cannot be ignored in order to maintain the desired properties of the element. Above all, when a multi-layered film is subjected to a wet etching process, it is important to control the etching selectivities of respective films in the multi-layered film. For example, in a fabrication process of VLSIs including MIS transistors, the process steps of forming sidewalls on the sides of a gate electrode are as follows: By a low pressure CVD method of reacting oxygen or ozone with tetra-ethyl-orso-silicate (referred hereinafter to as TEOS) which is a material of the sidewalls, a single-layered film made of silicon dioxide (referred hereinafter to as a TEOS film) is deposited; Subsequently, the TEOS film is selectively etched by an etch-back method, thereby forming the desired sidewalls on the sides of the gate electrode.
As elements such as MIS transistors become smaller and the spaces between gate electrodes of the elements become narrower, however, the above-mentioned conventional technique for forming a coating film may not ensure the gap-filling capability of an interlayer dielectric film.
To cope with the above problem, the process described below has been adopted. First, a silicon dioxide (SiO
2
, referred hereinafter to as NSG) film is deposited on the top and sides of a gate electrode by an atmospheric pressure CVD (referred hereinafter to as APCVD) method. Next, a silicon nitride (Si
3
N
4
, referred hereinafter to as SiN) film is deposited on the NSG film by a low pressure CVD (referred hereinafter to as LPCVD) method, and a boro-phospho-silicate glass (referred hereinafter to as BPSG) film or a phospho-silicate glass (referred hereinafter to as PSG) film is then deposited on the SiN film by the APCVD method. The deposited films are etched back, thereby forming sidewalls made of a multi-layered film with a BPSG or PSG/SiN/NSG film structure on the sides of the gate electrode. Accordingly, multi-layered-film sidewalls are obtained which have a structure in which a BPSG (or PSG) film with sectoral cross section is layered on a double-layered film made of NSG and SiN films with substantially L-shaped cross section. Thereafter, the multi-layered-film sidewalls are used as a mask for ion implanting to carry out an ion implantation step for the formation of source and drain regions. Then, in order to widen the space between gate electrodes, the BPSG or PSG films of the multi-layered-film sidewalls are removed selectively by vapor hydrogen fluoride (HF) etching. As a result, only the double-layered film made of NSG and SiN films with substantially L-shaped cross section remains on the sides of the gate electrode, and hence, a wide space is left between the gate electrodes. Accordingly, this process can ensure gap-fill capability of an interlayer dielectric film which will be buried between the gate electrodes.
The above-mentioned selective etching of the BPSG (PSG) film by vapor HF etching makes use of the critical concentration of HF for reaction (critical HF concentration for reaction) which varies with the moisture content in an oxide film as a parameter. That is, an oxide film is etched with HF of higher concentration than its critical HF concentration for reaction generally but not etched with HF of lower concentration than its critical HF concentration for reaction. Furthermore, the critical HF concentration for reaction differs depending upon the type of oxide film. Therefore, by vapor-etching the multi-layered film with HF having a concentration higher than the critical HF concentration for reaction with respect to the BPSG (or PSG) film and lower than the critical HF concentration for reaction with respect to the NSG film, only the BPSG (or PSG) film with sectoral cross section can be removed selectively without etching the almost entire NSG film of substantially L-shape. In addition, the etching selectivity of an oxide film with respect to a SiN film is high, and hence the substantially L-shaped SiN film is hardly etched.
For an oxide film exposed to an atmosphere of the dry-etching process or the ion implantation process, however, so-called process damage to its surface layer is caused. The oxide film having such process damage may be etched with HF having a concentration which is lower than its critical HF concentration for reaction and at which a normal oxide film would not be etched.
Accordingly, even if only a BPSG (or PSG) film of multi-layered-film sidewalls is intended to be selectively removed by vapor HF etching, the surface of a substantially L-shaped NSG film might be removed at the same time.
FIG.
3
(
a
) is a cross sectional view illustrating the shapes of double-layered-film sidewalls after vapor HF etching is carried out according to the conventional process. As shown in FIG.
3
(
a
), due to HF with a lower concentration than the proper critical HF concentration for reaction with respect to an NSG film, the side etching of the NSG film occurs at its damaged portion. This involves the inconvenience that a sufficient etching selectivity of a BPSG (or PSG) film cannot be obtained with respect to an NSG film, and therefore it is difficult to obtain sidewalls of desired shape.
Such an inconvenience might occur not only between BPSG and NSG films but also between a BPSG film and a thermally-oxidized silicon film (th—SiO
2
film), constituting an isolation region (for example, LOCOS) and the like.
Further, when the removal of the BPSG (or PSG) film is made by wet etching with commonly used hydrofluoric acid or buffered hydrogen fluoride, change in etching rate of an oxide film depending upon the existence of process damage is smaller as compared with the vapor HF etching mentioned above. However, hydrofluoric acid and buffered hydrogen fluoride originally have small etching selectivity with respect to different types of oxide film, and then the removal of the entire BPSG (or PSG) film causes an increased amount of side etch of the NSG film.
Moreover, the above-mentioned wet etching using hydrofluoric acid or buffered hydrogen fluoride may cause stains on the surface of a silicon layer such as a silicon substrate or a polysilicon member if the silicon layer is exposed. In addition, if the silicon layer is exposed to an atmosphere including cobalt (Co) or titanium (Ti) in the subsequent step such as the step of forming a barrier metal film, a Co film or a Ti film is deposited on the stains. As a result, silicide reaction on the surface portion of the Si substrate is inhibited, whereby the semiconductor may be defective.
SUMMARY OF THE INVENTION
Therefore, an object of the present invention is, in the selective etching of either of two types of oxide films which differ in their film qualities, such as an NSG film and a BPSG film, to maintain proper thickness, shape and the like of oxide films in an element by taking measures for preventing etching selectivity from deteriorating due to process damage, for example.
Specifically, a first method for fabricating a semiconductor device of the present invention is directed to a fabrication process of a semiconductor device having a MIS transistor provided with a gate insulating film on
Kume Satoshi
Wada Yukihisa
Lindsay Jr. Walter L.
Matsushita Electric - Industrial Co., Ltd.
McDermott & Will & Emery
Niebling John F.
LandOfFree
Method for fabricating semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3100523