Method for fabricating reduced contacts using retardation layers

Details Method for fabricating reduced contacts using retardation layers Method for fabricating reduced contacts using retardation layers

1998-06-01

1999-10-26

Tsai, Jey

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

438638, 438640, 438253, H01L 214763

Patent

active

059727896

ABSTRACT:
A new method of forming a contact opening through multiple layers is described. A first dielectric layer is deposited over semiconductor device structures formed in and on a semiconductor substrate. A patterned conductor layer is formed overlying the first dielectric layer and covered with a second dielectric layer. A retardation layer is deposited overlying the second dielectric layer wherein the retardation layer has a first etch rate. A third dielectric layer is deposited overlying the retardation layer wherein the third dielectric layer has a second etch rate higher than the first etch rate. A mask is formed over the third dielectric layer having an opening of a first size above one of the semiconductor device structures to be electrically contacted. A contact opening is etched through the first, second, and third dielectric layers and the retardation layer not covered by the mask to the structure to be contacted wherein the contact opening through the third dielectric layer is of the first size and wherein the retardation layer is etched at an angle because of the first etch rate slower than the second etch rate and wherein the contact opening through the second and first dielectric layers underlying the angled retardation layer has a second size smaller than the first size thereby completing the formation of a contact opening in the fabrication of an integrated circuit device.

REFERENCES:
patent: 5275972 (1994-01-01), Ogawa et al.
patent: 5389560 (1995-02-01), Park
patent: 5422295 (1995-06-01), Choi et al.
patent: 5444021 (1995-08-01), Chung et al.
patent: 5482886 (1996-01-01), Park et al.
patent: 5492850 (1996-02-01), Ryou
patent: 5620917 (1997-04-01), Yoon et al.
patent: 5663092 (1997-09-01), Lee
patent: 5686337 (1997-11-01), Koh et al.

Affiliated with

Also associated with

Rating

Method for fabricating reduced contacts using retardation layers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating reduced contacts using retardation layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating reduced contacts using retardation layers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-763681