Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-09-26
2010-11-23
Dang, Phuc T (Department: 2892)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C439S294000, C439S700000, C257S396000, C257S589000
Reexamination Certificate
active
07838361
ABSTRACT:
A method for fabricating a recess gate in a semiconductor device includes etching a silicon substrate to form a trench that defines an active region, forming a device isolation layer that gap-fills the trench, forming a hard mask layer over the silicon substrate, the hard mask layer comprising a stack of an oxide layer and an amorphous carbon layer, wherein the hard mask layer exposes a channel target region of the active region, and forming a recess region with a dual profile by first etching and second etching the channel target region using the hard mask layer as an etch barrier, wherein the second etching is performed after removing the amorphous carbon layer.
REFERENCES:
patent: 2008/0128799 (2008-06-01), Park et al.
patent: 2008/0132074 (2008-06-01), Kim
patent: 2008/0160698 (2008-07-01), Lee
patent: 2008/0160742 (2008-07-01), Cho et al.
patent: 1020060118072 (2006-11-01), None
Cho Yong-Tae
Kim Eun-Mi
Dang Phuc T
Hynix / Semiconductor Inc.
Townsend and Townsend / and Crew LLP
LandOfFree
Method for fabricating recess gate in semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating recess gate in semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating recess gate in semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4244821