Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-04-17
2007-04-17
Hoang, Quoc (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S589000, C257S330000, C257SE21428, C257SE29321
Reexamination Certificate
active
11006049
ABSTRACT:
An electrically conductive bit line layer is applied and patterned into portions arranged parallel to one another before the trench is etched into the semiconductor material, in which case, after the patterning of the bit line layer (3, 4) and before the etching of the trench, an implantation is introduced for the purpose of defining the position of the junctions, or, after the implantation of the n+-type well (19) for the source/drain regions, the bit line layer (3, 4) is patterned using an etching stop layer (2) arranged on the semiconductor body (1).
REFERENCES:
patent: 5321289 (1994-06-01), Baba et al.
patent: 5392237 (1995-02-01), Iida
patent: 5519236 (1996-05-01), Ozaki
patent: 5576567 (1996-11-01), Mori
patent: 6326272 (2001-12-01), Chan et al.
patent: 6548861 (2003-04-01), Palm et al.
patent: 6794249 (2004-09-01), Palm et al.
patent: 2002/0024092 (2002-02-01), Palm et al.
patent: 2003/0006428 (2003-01-01), Palm et al.
patent: 2003/0015752 (2003-01-01), Palm et al.
patent: 100 39 441 (2002-02-01), None
patent: 101 29 958 (2003-01-01), None
patent: 0 594 177 (1994-04-01), None
patent: WO 02/15276 (2002-02-01), None
patent: WO 03/001600 (2003-01-01), None
Eitan, B, et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
Deppe Joachim
Kleint Christoph
Ludwig Christoph
Willer Josef
Hoang Quoc
Infineon - Technologies AG
Infineon Technologies Flash GmbH & Co. KG
Slater & Matsil L.L.P.
LandOfFree
Method for fabricating NROM memory cells with trench... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating NROM memory cells with trench..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating NROM memory cells with trench... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3781927