Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Making plural separate devices
Reexamination Certificate
2007-05-01
2007-05-01
Clark, Jasmine (Department: 2815)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Making plural separate devices
C438S112000, C438S123000, C438S508000, C438S508000, C438S508000
Reexamination Certificate
active
10973385
ABSTRACT:
A method for fabricating leadless packages with mold locking characteristics is disclosed. A provided leadless leadframe has a plurality of units in a matrix, each unit includes an improved die pad with a plurality of indentations, such as semi-vias in the sidewall thereof and a plurality of leads around the die pad. After chip attachment and electrical connection, a plurality of package bodies for semiconductor packages are individually formed on the corresponding units and covered the indentations in order to enhance the horizontal mold locking capability of the die pad. Using punching, connecting bars of the leadless leadframe are removed to isolate the leadless packages.
REFERENCES:
patent: 6143981 (2000-11-01), Glenn
patent: 7042068 (2006-05-01), Ahn et al.
patent: 7125747 (2006-10-01), Lee et al.
patent: 63-302545 (1988-12-01), None
patent: 2-97048 (1990-04-01), None
Lee Yong-Gill
Park Hyung-Jun
Park Sang-Bae
Rho Kyung-Soo
Won Jin-Hee
Advanced Semiconductor Engineering Inc.
Clark Jasmine
Troxell Law Office PLLC
LandOfFree
Method for fabricating leadless packages with mold locking... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating leadless packages with mold locking..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating leadless packages with mold locking... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3767302