Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-09-04
2007-09-04
Luu, Chuong Anh (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S588000, C438S592000, C438S652000
Reexamination Certificate
active
11167510
ABSTRACT:
Provided is a method for fabricating gate electrode structures each having at least one individual polysilicon layer and a metal layer. A polysilicon layer is provided and patterned prior to the application of the gate metal. Trenches between the resulting gate structures are filled, and the polysilicon is drawn back to below the top edge of the fillings. The relief formed from the fillings and the polysilicon which has been caused to recede forms a shape which is used to pattern the gate metal without a lithographic step. The provision of a gate sacrificial layer, which is patterned together with the polysilicon layer, makes it possible to form contact structures from a contact metal prior to the application of the gate metal.
REFERENCES:
patent: 5966597 (1999-10-01), Wright
patent: 6198144 (2001-03-01), Pan et al.
patent: 6207543 (2001-03-01), Harvey et al.
patent: 6335254 (2002-01-01), Trivedi
patent: 6383882 (2002-05-01), Lee et al.
patent: WO 2004/010507 (2004-01-01), None
Harter Johann
Schuster Thomas
Dicke Billig & Czaja, PLLC
Infineon - Technologies AG
Luu Chuong Anh
LandOfFree
Method for fabricating field-effect transistor structures... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating field-effect transistor structures..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating field-effect transistor structures... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3731201