Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-01-13
2000-01-25
Fourson, George
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438424, 438525, H01L 21762, H01L 21336
Patent
active
060178019
ABSTRACT:
A semiconductor device and a method for fabricating the same suitable for increasing its tolerance and packing density are disclosed, the semiconductor device including a semiconductor substrate having a field region placed lower than surface of an active region; an isolation layer formed at the field region; a gate insulating layer and a gate electrode successively formed over the active region; and impurity regions formed in the exposed active region at both sides of the gate electrode.
REFERENCES:
patent: 4528744 (1985-07-01), Shibata
patent: 4716128 (1987-12-01), Schubert et al.
patent: 4786955 (1988-11-01), Plus et al.
patent: 4830971 (1989-05-01), Shibata
patent: 4966861 (1990-10-01), Mieno et al.
patent: 5384473 (1995-01-01), Yoshikawa et al.
patent: 5824586 (1998-10-01), Wollesen
patent: 5849621 (1998-12-01), Gardner et al.
Fourson George
LG Semicon Co. Ltd.
LandOfFree
Method for fabricating field effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating field effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating field effect transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2315490