Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-01-22
1999-03-30
Booth, Richard A.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438259, 438589, 438593, H01L 218247
Patent
active
058888683
ABSTRACT:
The present invention relates to a nonvolatile semiconductor device using a vertical channel semiconductor device and a method of fabricating the same. The method starts with forming an insulator for device isolating having a depth D in a semiconductor substrate. The semiconductor substrate is etched with an etch depth d so that elevated portions are formed. A first conductive film is formed covering the elevated portions. After selectively and isotropically etched, the first conductive film is anisotropically etched so as to form floating gates on the side surfaces of the elevated portions. Sequently, a device insulating may be performed by selective oxidation technology. Further, a second conductive film is formed and anisotropically etched so that control gates are fabricated on the side surfaces of the elevated portions. In this case, forming a mask on predetermined regions of the elevated portions, the second conductive film may be etched to form gates of planar transistors or wirings. Then, a nonvolatile memory device is completed. If the depth D of the insulator and the etch depth d satisfy the following equation: D>d, a NAND circuit can be fabricated. Furthermore, a NAND circuit comprising planar MOS transistors for selective transistors and vertical channel transistors for memory cells may be manufactured.
REFERENCES:
patent: 5049515 (1991-09-01), Tzeng
patent: 5135879 (1992-08-01), Richardson
patent: 5180680 (1993-01-01), Yang
patent: 5210046 (1993-05-01), Crotti
patent: 5350937 (1994-09-01), Yamazaki et al.
patent: 5460987 (1995-10-01), Wen et al.
patent: 5460988 (1995-10-01), Hong
patent: 5506160 (1996-04-01), Chang
Wolf, "Silicon Processing for the VSLI Era vol. 2: Process Integration", pp. 12-13, Lattice Press, 1990.
Howard Pein, "Performance of the 3-D Pencil Flash EPROM Cell and Memory Array", Nov. 1995, IEEE Transactions on Electronic Devices, vol. 42, No. 11, pp. 1982-1991.
Takemura Yasuhiko
Yamazaki Shunpei
Booth Richard A.
Semiconductor Energy Laboratory Co,. Ltd.
LandOfFree
Method for fabricating EPROM device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating EPROM device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating EPROM device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1214310