Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2002-11-25
2004-09-14
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S025000, C438S026000, C438S051000, C438S055000, C438S064000, C438S106000, C438S108000, C438S112000, C438S687000, C257S678000
Reexamination Certificate
active
06790758
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a packaging substrate. More specifically, it relates to a method for fabricating metal bumps by electroplating on a flip-chip substrate for flip chip packaging.
2. Description of the Related Art
Ball Grid Array (hereinafter referred to as BGA) packaging is widely applied to package the integrated circuits of chip sets or graphic chips, etc. Conventionally, the BGA packaging has tin balls provided on the bottom surface of a substrate and arranged in a form of an array. The balls serve as the leads or pins (conductive media) between a chip (or IC) and a circuit board, replacing the conventional lead frames. The BGA packaging can provide not only more pins but also more space between every two adjacent pins than that of conventional packaging, under the same size of substrate. In addition, BGA packaging provides superior heat dissipation and electrical conductivity by providing shorter conducting paths between the chip and the circuit board.
According to the raw material of the substrate, BGA substrates are divided into three categories: Plastic BGA (PBGA), Metal BGA (MBGA), and Tape BGA (TBGA). The PBGA substrate is made of organic materials such as compounds of BT resin and glass fiber. It is the most popular BGA substrate in the packaging industry.
To meet the need for shrinking package sizes and growing lead counts, flip chip and ball grid array (BGA) technologies have become increasingly popular. Flip chip relates to the attachment of an integrated circuit to a substrate while BGA relates to the attachment of a substrate to a printed circuit board or the like. Flip chip BGA packages (FCBGA), which combine the two technologies, are relatively small and have relatively high lead counts.
One conventional method for creating FCBGA packages is shown in FIG.
1
. Solder pads are formed on an integrated circuit
102
and the integrated circuit
102
is bonded to solder bumps on one side of a substrate
106
to form conductive solder balls
104
, and underfill
103
is then dispensed between gaps between the integrated circuit
102
and the substrate
106
and then cured, and solder balls
108
are attached to the other side of the substrate
106
to connect to another printed circuit board.
The substrate for flip chip packaging is usually formed by fabricating bumps on an insulating substrate with wiring thereon. Conventionally, the bump pads are fabricated by solder paste printing to form conductive bumps on the substrate, which is generally called pre-soldering. One disadvantage of the solder printing process is the complex steps. Another advantage is the solder paste printing process can only be performed on tools specified for printed circuit boards. Also, the reliability of bump bonding depends on the material of bump pads, conventionally Sn—Pb alloys or the like formed by solder paste printing.
SUMMARY OF THE INVENTION
To simplify the above process for fabricating bump pads on a substrate for flip chip packaging, an object of the present invention is to provide a process for fabricating metal bumps on a flip-chip substrate by electroplating.
Another object of the present invention is to provide a process for fabricating a flip-chip substrate with copper bumps thereon. The copper bumps will form stable Sn—Cu intermetallic compounds (IMC) with bonding pads on IC chips after packaging and the fabricating process of bumps on a flip-chip substrate is also simplified.
To achieve the above objects, the present invention provides a process for fabricating conductive bumps, comprising the following steps. A substrate is provided with conductive points thereon and a conductive film is formed over the surface of the substrate to cover the conductive points. A photoresist layer is formed over the conductive layer and patterned to form openings exposing the underlying conductive points. An electroplating is performed to fill the openings as metal bumps. Finally, the photoresist layer and the conductive film are removed and a solder mask layer is formed over the substrate and exposing the metal bumps.
The present invention further provides a process for fabricating a flip-chip substrate with copper bumps thereon, comprising the following steps. A flip-chip substrate is provided with conductive points thereon and a conductive film is formed over the surface of the flip-chip substrate to cover the conductive points. A photoresist layer is formed over the conductive layer and then patterned to form openings exposing the underlying conductive points. A copper plating is performed to fill the openings as copper bumps. The photoresist layer and the conductive film are removed. Finally, a solder mask layer is formed over the flip-chip substrate, exposing the copper bumps, and an anti-oxidation treatment is performed to finish the exposed copper bumps.
According to the present invention, the electroplating process can deposit conductive metal bumps in predetermined openings, which provides a simpler and easier process to take the place of conventional solder paste printing process. Also, a more stable bonding will be achieved between copper bumps on a flip-chip substrate formed according to the invention and bonding pads on a chip by forming the Sn—Cu intermetallic compounds (IMC) after packaging.
REFERENCES:
patent: 4992847 (1991-02-01), Tuckerman
patent: 5767010 (1998-06-01), Mis et al.
patent: 6031293 (2000-02-01), Hsuan et al.
patent: 6074893 (2000-06-01), Nakata et al.
patent: 6175161 (2001-01-01), Goetz et al.
patent: 6277669 (2001-08-01), Kung et al.
patent: 6306682 (2001-10-01), Huang et al.
patent: 6638847 (2003-10-01), Cheung et al.
patent: 2002/0074667 (2002-06-01), Chinda et al.
patent: 2002/0079575 (2002-06-01), Hozoji et al.
patent: 2003/0209806 (2003-11-01), Akagawa
patent: 2003/0222352 (2003-12-01), Kung et al.
patent: 1-148-548-A26 (2001-03-01), None
Hsieh Han-Kun
Lin Wei-Feng
Birch & Stewart Kolasch & Birch, LLP
Lee, Jr. Granvill D.
Silicon Integrated Systems Corp.
Smith Matthew
LandOfFree
Method for fabricating conductive bumps and substrate with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating conductive bumps and substrate with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating conductive bumps and substrate with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3229823