Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-12-29
2010-02-09
Booth, Richard A. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S399000, C257SE21646
Reexamination Certificate
active
07659164
ABSTRACT:
A method for fabricating a capacitor of a semiconductor device comprises forming a silicon nanowire structure having a large aspect ratio using a porous anodic alumina structure and applying the silicon nanowire structure to a bottom electrode, thereby obtaining a capacitor having secured capacitance.
REFERENCES:
patent: 6858891 (2005-02-01), Farnworth et al.
patent: 7081385 (2006-07-01), Farnworth et al.
patent: 7365395 (2008-04-01), Stumbo et al.
Hochbaum, et al., “Controlled Growth of Si Nanowire Arrays for Device Integration,” Nano Letters, vol. 5, No. 3, pp. 457-460 (2005).
Nishio, et al., “Fabrication of Ideally Ordered Anodic Porous Alumina with Large Area by Vacuum Deposition of Al Onto Mold,”J. Vac. Sci. Technol.. B—Microelectronics and Nanometer Structures, 26(1), pp. L10-L12 (2008).
Booth Richard A.
Hynix / Semiconductor Inc.
Marshall & Gerstein & Borun LLP
LandOfFree
Method for fabricating capacitor of semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating capacitor of semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating capacitor of semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4183531