Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-08-07
2003-05-06
Tsai, Jey (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S398000
Reexamination Certificate
active
06559005
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The present invention relates to a method for fabricating capacitor electrodes. The present invention relates in particular to a method for fabricating capacitor electrodes in trenches, as are used, for example, in large-scale integrated memory components.
To be able to reproducibly read the charge which is stored in a storage capacitor of a memory cell, the capacitance of the storage capacitor should be at least 30 fF. At the same time, the lateral extent of the capacitor is being constantly reduced, in order to be able to increase the storage density. These contrary demands imposed on the capacitor of the memory cells lead to increasingly complex structuring of the capacitor (“trench capacitors”, “stack capacitors”, “crown-shaped capacitors”), in order to be able to provide a sufficient capacitor surface area despite the decreasing lateral extent of the capacitor.
In order, in stack capacitors or crown-shaped capacitors, to be able to ensure that the capacitance of the storage capacitor remains at least constant even as the lateral extent of the storage capacitor decreases, capacitor electrodes made from HSG (hemispherical grain) silicon are frequently used. The use of HSG silicon is a method which has been tried and tested and is well known in the semiconductor industry in order to increase the surface area of capacitor electrodes, in order, in this way, to raise the overall capacitance of the capacitor. Special deposition methods and/or special temperature treatments are used to produce small silicon grains, with the size of a few tens to hundreds of nm, on the capacitor surface. The silicon grains mean that the capacitor electrodes acquire a roughened and therefore enlarged surface area, which leads to increased capacitance of the storage capacitors.
Methods for producing HSG (hemispherical grain) silicon are described, for example, in U.S. Pat. Nos. 5,858,852, 5,858,837, and 5,723,379. Methods for increasing the capacitance of capacitors using HSG silicon are described, for example, in U.S. Pat. Nos. 5,877,061, 5,872,033 and 5,972,771. In the methods described in U.S. Pat. Nos. 5,872,033 and 5,972,771, the HSG grains undergo a further treatment by etching, so that the distance between the HSG grains is increased. In this way, the electrode surface area can be increased in a controlled manner. Unfortunately, the abovementioned methods also entail a range of drawbacks. The use of HSG grains as a significant constituent of the capacitor electrodes leads to an increased leakage current in the capacitor in question. Furthermore, the HSG grains on the electrode surface may lead to short-circuits between adjacent capacitors.
In addition to stack capacitors and crown-shaped capacitors, what are known as trench capacitors are also used, in order to be able to ensure that the capacitance of the storage capacitor remains at least constant while the lateral extent of the storage capacitor becomes ever smaller. While in the case of memory cells with stack capacitors or crown-shaped capacitors the storage capacitor is arranged above the select transistors, in memory cells with trench capacitors the storage capacitor is arranged below the select transistors in the semiconductor substrate.
The increasing integration density of the memory components in memory cells with trench capacitors leads to constantly falling trench diameters. In order, despite increasing trench diameters, to ensure a capacitor capacitance which remains approximately constant from generation to generation, it has hitherto been possible to increase the depth of the trench within certain limits. However, this direct route is encountering technological and economic limits. Firstly, etching processes which make it possible to produce ever higher aspect ratios are required in order to make the trench deeper. This already presents limits which are inherent to the process. Secondly, even if such etching processes exist, the longer etching time beyond a certain etching depth limits the economic viability of the procedure.
Using HSG silicon in trench capacitors in order to increase the electrode surface area with stack capacitors or crown-shaped capacitors is one option for increasing the electrode surface area. However, the growth of HSG silicon on the side walls of the trenches noticeably reduces the trench diameter. Consequently, considerable problems may arise during the subsequent production of the dielectric layer and the subsequent filling of the trenches with the counterelectrodes. By way of example, the HSG silicon may lead to constrictions within the trenches, preventing further filling of the trench (“cut-off effect”).
SUMMARY OF THE INVENTION
Therefore, the present invention is based on the object of providing a method for fabricating capacitor electrodes which reduces or completely prevents the drawbacks of the conventional methods. In particular, the object of the present invention is to provide a method for the fabrication of capacitor electrodes in trenches which makes it possible to fabricate trench capacitors of sufficient capacitance without increasing the depth of the trenches.
This object is achieved by the method for fabricating capacitor electrodes described in the independent patent claim 1. Further advantageous embodiments, configurations and aspects of the present invention will emerge from the dependent patent claims, the description and the appended drawings.
The invention provides a method for fabricating capacitor electrodes comprising the following steps:
a) an electrode is provided,
b) at least one sacrificial layer is applied to the electrode;
c) a discontinuous layer is applied to the sacrificial layer,
d) the electrode is structured with the aid of the discontinuous layer and the sacrificial layer, so that an electrode with an enlarged surface is produced.
With the aid of the method according to the invention, it is possible for the roughness of the surface of the discontinuous layer to be substantially transferred to the surface of the electrode. The electrode consequently acquires a microstructured surface, the area of which can be increased by more than 25%, preferably by more than 50%, and particularly preferably by more than 100%. The discontinuous layer is used to locally mask the electrode surface or the sacrificial layer. Subsequent structuring processes, such as for example wet-chemical and/or plasma-assisted etching processes, nitriding or oxidation processes, make it possible—working on the basis of micromasking effects—to significantly roughen the electrode surface and thereby to increase the electrode surface area.
Unfortunately, it is not possible for every discontinuous layer to be applied to any desired electrode surface without difficulty. For example, it is difficult for HSG silicon with sufficient roughness, which is preferably used as the discontinuous layer, to be applied to monocrystalline silicon. However, using a sacrificial layer provides a surface to which the discontinuous layer can be successfully applied. Accordingly, there is a wider selection of materials which can be used as the electrode material. Furthermore, during the actual microstructuring of the electrode surface, the sacrificial layer ensures sufficient selectivity with respect to the electrode surface.
Furthermore, the method according to the invention has the advantage that the discontinuous layer is either removed automatically during the structuring of the electrode or can be removed using an additional process step after the structuring of the electrodes. Therefore, the overall result is the geometric surface structure of the discontinuous layer without having to keep space reserved for the discontinuous layer itself. This is important in particular for the production of electrodes in trench capacitors, since in such capacitors the discontinuous layer would constrict the capacitor trench. Furthermore, the method according to the invention has the advantage that the electrode material is no longer restricted to the material of the discontinuous
Gschwandtner Alexander
Gutsche Martin
Greenberg Laurence A.
Infineon - Technologies AG
Locher Ralph E.
Stemer Werner H.
Tsai Jey
LandOfFree
Method for fabricating capacitor electrodes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating capacitor electrodes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating capacitor electrodes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3040569