Method for fabricating capacitive element of semiconductor memor

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438398, 438964, H01L 218242

Patent

active

056630859

ABSTRACT:
After formation of a node-contact hole through an interlayer insulation film, an LPCVD using a monosilane gas is employed to form a non-doped polycrystalline silicon film on the interlayer insulation film, filling the node-contact hole. The non-doped polycrystalline silicon film is converted into an n-type polycrystalline silicon film. Using a disilane gas and a phosphine gas as raw gases, an n-type doped amorphous silicon film is formed. After patterning, a heat treatment is employed under a super-high vacuum pressure to convert the n-type doped amorphous silicon film into an n-type polycrystalline silicon film with a rugged surface. A capacitive element is fabricated with a reduced dispersion of capacitance in a simplified manner suitable for a miniaturization of cell size.

REFERENCES:
patent: 5486488 (1996-01-01), Kamiyama

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for fabricating capacitive element of semiconductor memor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating capacitive element of semiconductor memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating capacitive element of semiconductor memor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-307627

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.