Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1999-09-28
2001-08-14
Booth, Richard (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S305000, C438S592000
Reexamination Certificate
active
06274446
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to CMOS devices. In particular, the present invention relates to deep submicron CMOS devices and methods for making at least a portion of such devices.
BACKGROUND OF THE INVENTION
As semiconductor device features shrink in size and feature density increases, problems arise concerning the formation of the semiconductor devices. Often, feature requirements conflict with competing concerns involved in making the device features smaller and more densely packed in a given surface area.
SUMMARY OF THE INVENTION
The present invention provides a method for forming source/drain extensions with gate overlap. The method includes forming an oxide layer on a gate structure on a semiconductor substrate. Sidewall spacer regions are formed on the sides of the gate structure. Spacer regions are formed on the sides of the sidewall spacer regions. Upper regions of the gate structure and the sidewall spacer regions are silicided along with portions of source/drain extension regions in the semiconductor substrate adjacent the gate structure.
Additionally, the present invention concerns a method of forming a semiconductor device structure. A gate oxide region is formed on a semiconductor substrate. A gate structure is formed on the gate oxide region. An oxide layer is formed on the semiconductor substrate and gate structure. Source and drain extension regions are implanted in the semiconductor substrate. First, sidewall spacer regions are formed on sides of the gate structure. Deep source/drain regions are implanted in the semiconductor substrate. Second spacer regions are formed on sides of the sidewall spacer regions. The oxide layer on the gate structure and on the sides of the gate structure in the vicinity of the top of the gate structure is removed. The gate structure and the sidewall spacer regions are silicided in the vicinity of the top of the gate structure and the sidewall spacer regions. Portions of the source/drain extension regions not covered by the sidewall spacer regions or the spacer regions are also silicided.
The present invention also includes a semiconductor device structure. The semiconductor device structure includes a semiconductor substrate and a gate oxide region on portions of the semiconductor substrate. A gate structure is arranged on the gate oxide region. A portion of the gate structure in the vicinity of a top of the gate oxide region is silicided. First, sidewall spacer regions are arranged on sides of the gate structure. A portion of the sidewall spacer region in the vicinity of the top of the sidewall spacer regions is silicided. Second spacer regions are arranged on the sides of the sidewall spacer regions. An oxide layer is arranged between the semiconductor substrate and the sidewall spacer regions and the second spacer regions. Source/drain extension regions in the substrate underlie the sidewall spacer regions and the second spacer regions. Silicided source/drain extension regions are arranged in the substrate adjacent the source/drain extension regions in the substrate underlying the sidewall spacer regions and the second spacer regions. Source/drain regions underlie the source/drain extension regions and the silicided source/drain extension regions.
Still other objects and advantages of the present invention will become readily apparent by those skilled in the art from the following detailed description, wherein it is shown and described only the preferred embodiments of the invention, simply by way of illustration of the best mode contemplated of carrying out the invention. As will be realized, the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, without departing from the invention. Accordingly, the drawings and description are to be regarded as illustrative in nature and not as restrictive.
REFERENCES:
patent: 5015598 (1991-05-01), Verhaar
patent: 5034791 (1991-07-01), Kameyama et al.
patent: 5091763 (1992-02-01), Sanchez
patent: 5120673 (1992-06-01), Itoh
patent: 5196357 (1993-03-01), Boardman et al.
patent: 5206532 (1993-04-01), Roberts
patent: 5227320 (1993-07-01), Johnson et al.
patent: 5256585 (1993-10-01), Bae
patent: 5358879 (1994-10-01), Brady et al.
patent: 5405795 (1995-04-01), Beyer et al.
patent: 5411906 (1995-05-01), Johnson et al.
patent: 5472894 (1995-12-01), Hsu et al.
patent: 5482871 (1996-01-01), Pollack
patent: 5493130 (1996-02-01), Dennison et al.
patent: 5543340 (1996-08-01), Lee
patent: 5559049 (1996-09-01), Cho
patent: 5621236 (1997-04-01), Choi et al.
patent: 5710054 (1998-01-01), Gardner et al.
patent: 5716866 (1998-02-01), Dow et al.
patent: 5753557 (1998-05-01), Tseng
patent: 5756365 (1998-05-01), Kakumu
patent: 5759885 (1998-06-01), Son
patent: 5759920 (1998-06-01), Burns, Jr. et al.
patent: 5989967 (1999-11-01), Gardner et al.
patent: 6010954 (2000-01-01), Ho et al.
patent: 6107130 (2000-08-01), Fulford, Jr. et al.
Agnello Paul D.
Smeys Peter I.
Abate Esq. Joseph P.
Booth Richard
Connolly Bove & Lodge & Hutz LLP
International Business Machines - Corporation
LandOfFree
Method for fabricating abrupt source/drain extensions with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating abrupt source/drain extensions with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating abrupt source/drain extensions with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2534000