Method for fabricating a trench power MOSFET

Details Method for fabricating a trench power MOSFET Method for fabricating a trench power MOSFET

2006-08-01

2006-08-01

Le, Thao P. (Department: 2818)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C257S330000

Reexamination Certificate

active

07084033

ABSTRACT:
A method for fabricating a trench power MOSFET, comprising an epitaxial layer and a mask layer formed over a substrate, a trench formed in the epitaxial layer and the mask layer, a gate oxide layer formed on the trench, then the mask layer removed, a body well region formed in the epitaxial layer beside the trench, a source region formed in and adjacent to the body well region, and a spacer formed on the sidewalls of the exposed gate layer exposing the source region partially. Masking by spacer, an opening exposing the body well is formed by partially removing the source region and the gate layer. A body region is formed in the body well region under the opening. A silicide layer is formed on the surfaces of the gate layer and the opening.

REFERENCES:
patent: 6455379 (2002-09-01), Brush et al.
patent: 6852597 (2005-02-01), Park et al.

Affiliated with

Also associated with

Rating

Method for fabricating a trench power MOSFET does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating a trench power MOSFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a trench power MOSFET will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3711016