Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Multiple layers
Patent
1994-04-07
1999-03-02
Fourson, George
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Multiple layers
438 16, 438 18, 438659, 438479, 438517, 438532, H01L 2176
Patent
active
058770941
ABSTRACT:
A method for fabricating a silicon-on-sapphire wafer for processing by silicon-wafer-processing equipment. A layer is deposited on a backside of a silicon-on-sapphire wafer, the layer having optical and electrical properties of silicon, wherein the silicon-on-sapphire wafer may be sensed by a sensor designed to sense a presence of a silicon wafer.
REFERENCES:
patent: 4230505 (1980-10-01), Wu et al.
patent: 4348803 (1982-09-01), Sasaki
patent: 4608095 (1986-08-01), Hill
patent: 4608096 (1986-08-01), Hill
patent: 4732867 (1988-03-01), Schnable
patent: 4755482 (1988-07-01), Nagakubo
patent: 5006479 (1991-04-01), Brandewie
patent: 5130264 (1992-07-01), Troxell et al.
G.F. Guhman, "Diode-Capacitor Memory Supported on a Sapphire Substrate", IBM Technical Disclosure Bulletin, vol. 16, No. 10, Mar. 1974, pp. 3166-3167.
H.L. Kalter, "Capacitor-Diode Memory Cell Process", IBM Technical Disclosure Bulletin, vol. 16, No. 10, Mar. 1974, pp. 3168-3169.
Egley James L.
Gut George M.
Koch Daniel J.
Matusewic Michael A.
Fourson George
International Business Machines - Corporation
LandOfFree
Method for fabricating a silicon-on-sapphire wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a silicon-on-sapphire wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a silicon-on-sapphire wafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-422570