Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-03-21
2006-03-21
Dang, Phuc T. (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S305000, C438S306000
Reexamination Certificate
active
07015095
ABSTRACT:
Electrically conductive material is introduced into interspaces between the word lines (2) and is partially removed using a mask (6) in such a way that residual portions (7) of the conductive material in each case fill a section of the relevant interspace and produce an electrical contact with source/drain regions (15). With further portions of the conductive material, it is possible to form alignment marks for the fabrication process.
REFERENCES:
patent: 5597753 (1997-01-01), Sheu et al.
patent: 5679591 (1997-10-01), Lin et al.
patent: 5768192 (1998-06-01), Eitan
patent: 6011725 (2000-01-01), Eitan
patent: 6211012 (2001-04-01), Lee et al.
patent: 6555922 (2003-04-01), Nakagawa
patent: 6630746 (2003-10-01), Mancini et al.
patent: 2002/0149958 (2002-10-01), Kuniklyo
patent: 2003/0209767 (2003-11-01), Takahashi et al.
patent: 2005/0006710 (2005-01-01), Riedel
patent: WO 99/60631 (1999-11-01), None
Deppe Joachim
Kleint Christoph
Krause Mathias
Ludwig Christoph
Mikalo Ricardo
Infineon - Technologies AG
Slater & Matsil L.L.P.
LandOfFree
Method for fabricating a semiconductor memory having charge... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a semiconductor memory having charge..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a semiconductor memory having charge... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3561852