Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-03-29
2011-03-29
Pham, Thanh V (Department: 2894)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S259000, C438S270000, C438S696000, C438S706000, C438S331000
Reexamination Certificate
active
07915108
ABSTRACT:
A method for fabricating a semiconductor device includes forming a device isolation structure in a substrate to define active regions, forming a hard mask pattern to open a region defining an active region pattern and to cover the device isolation structure, forming the active region pattern by selectively recessing the device isolation structure formed in the opened region using the hard mask pattern as an etch barrier, removing the hard mask pattern, forming a gate insulation layer over the substrate to cover at least the active region pattern, and forming a gate electrode over the gate insulation layer to cover at least the active region pattern.
REFERENCES:
patent: 6770516 (2004-08-01), Wu et al.
patent: 6884733 (2005-04-01), Dakshina-Murthy et al.
patent: 7074623 (2006-07-01), Lochtefeld et al.
patent: 7413943 (2008-08-01), Kim et al.
patent: 2004/0262687 (2004-12-01), Jung et al.
patent: 2005/0170593 (2005-08-01), Kang et al.
patent: 2005/0218434 (2005-10-01), Seo et al.
patent: 1714441 (2005-12-01), None
patent: 1770471 (2006-05-01), None
patent: 2005-019996 (2005-01-01), None
patent: 2005-333136 (2005-12-01), None
patent: 10-2005-0073099 (2005-07-01), None
patent: 10-2005-0103810 (2005-11-01), None
patent: 10-2006-0075074 (2006-07-01), None
patent: 10-2006-0124387 (2006-12-01), None
patent: 495852 (2002-07-01), None
patent: 574746 (2004-02-01), None
patent: 586164 (2004-05-01), None
Notice of Allowance issued from the Chinese Patent Office on Dec. 16, 2009.
Notice of Allowance issued from the Taiwanese Intellectual Property Office on Jun. 22, 2010.
Ahn Tae-Hang
Jang Se-Aug
Yang Hong-Seon
Choudhry Mohammad
Hynix / Semiconductor Inc.
IP & T Group LLP
Pham Thanh V
LandOfFree
Method for fabricating a semiconductor device with a FinFET does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a semiconductor device with a FinFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a semiconductor device with a FinFET will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2706848