Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-12-04
2010-06-15
Mai, Anh D (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S298000, C438S359000, C438S526000, C257SE21418
Reexamination Certificate
active
07736976
ABSTRACT:
A method is provided for forming a power semiconductor device. The method begins by providing a substrate of a second conductivity type and then forming a voltage sustaining region on the substrate. The voltage sustaining region is formed by depositing an epitaxial layer of a first conductivity type on the substrate and forming at least one terraced trench in the epitaxial layer. The terraced trench has a plurality of portions that differ in width to define at least one annular ledge therebetween. A barrier material is deposited along the walls of the trench. A dopant of a second conductivity type is implanted through the barrier material lining the annular ledge and said trench bottom and into adjacent portions of the epitaxial layer. The dopant is diffused to form at least one annular doped region in the epitaxial layer and at least one other region located below the annular doped region. A filler material is deposited in the terraced trench to substantially fill the trench, thus completing the voltage sustaining region. At least one region of the second conductivity type is formed over the voltage sustaining region to define a junction therebetween.
REFERENCES:
patent: 4140558 (1979-02-01), Murphy et al.
patent: 4569701 (1986-02-01), Oh
patent: H204 (1987-02-01), Oh et al.
patent: 4711017 (1987-12-01), Lammert
patent: 4719185 (1988-01-01), Goth
patent: 4754310 (1988-06-01), Coe
patent: 4810665 (1989-03-01), Chang et al.
patent: 4893160 (1990-01-01), Blanchard
patent: 4929563 (1990-05-01), Tsunoda et al.
patent: 5108783 (1992-04-01), Tanigawa et al.
patent: 5216275 (1993-06-01), Chen
patent: 5488236 (1996-01-01), Baliga et al.
patent: 5831288 (1998-11-01), Singh et al.
patent: 6078078 (2000-06-01), Gardner et al.
patent: 6097076 (2000-08-01), Gonzalez et al.
patent: 6174773 (2001-01-01), Fujishima
patent: 6184555 (2001-02-01), Tihanyi et al.
patent: 6191447 (2001-02-01), Baliga
patent: 6194741 (2001-02-01), Kinzer et al.
patent: 6362505 (2002-03-01), Tihanyi
patent: 6380569 (2002-04-01), Chang et al.
patent: 6395604 (2002-05-01), Kubo
patent: 6468847 (2002-10-01), Disney
patent: 6649477 (2003-11-01), Blanchard et al.
patent: 6686244 (2004-02-01), Blanchard
patent: 6869888 (2005-03-01), Plat et al.
patent: 7084455 (2006-08-01), Blanchard
patent: 2001/0026977 (2001-10-01), Hattori et al.
patent: 2001/0036704 (2001-11-01), Hueting et al.
patent: 2001/0046753 (2001-11-01), Gonzalex et al.
patent: 2001/0053568 (2001-12-01), Deboy et al.
patent: 2002/0070418 (2002-06-01), Kinzer et al.
patent: 19843959 (2000-04-01), None
patent: 1033751 (2000-09-01), None
Cezac, N. et al., “A New Generation of Power Unipolar Devices: the Concept of the Floating Islands MOS Transistor (FLIMOST),”Proceedings of the ISPSD, May 2000, pp. 69-72.
Chen, X. et al., “A Novel High-Voltage Sustaining Structure With Buried Oppositely Doped Regions,”IEEE Transacitons on Electron Devices, vol. 47, No. 6, Jun. 2000, pp. 1280-1285.
Blanchard Richard A.
Guillot Jean-Michel
Mai Anh D
Mayer Stuart H.
Mayer & Williams PC
Vishay General Semiconductor LLC
Williams Karin L.
LandOfFree
Method for fabricating a power semiconductor device having a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a power semiconductor device having a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a power semiconductor device having a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4225283