Method for fabricating a high voltage dual gate device

Details Method for fabricating a high voltage dual gate device Method for fabricating a high voltage dual gate device

2005-08-09

2005-08-09

Chaudhari, Chandra (Department: 2891)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S224000

Reexamination Certificate

active

06927114

ABSTRACT:
A method for fabricating a high voltage dual gate device is disclosed which limits damage to a device isolation layer by forming a high voltage oxide film after formation of a buffer nitride film. The method includes forming high voltage n-type and p-type well regions in a high voltage device forming region of a semiconductor substrate having a low voltage device forming region and the high voltage device forming region; forming the source/drain of a high voltage NMOS transistor and the source/drain of a high voltage PMOS transistor in the well regions; forming a device isolation layer in a device isolation layer by a STI process and forming a buffer nitride film on the entire surface; forming a high voltage gate oxide film on the buffer nitride film and leaving the same intact on top of the high voltage device forming region while etching the high voltage gate oxide film and buffer nitride film disposed on the low voltage device forming region; and forming low voltage p-type and n-type well regions in the low voltage device forming region and forming a low voltage gate oxide film on the surfaces.

REFERENCES:
patent: 4978628 (1990-12-01), Rosenthal
patent: 5369052 (1994-11-01), Kenkare et al.
patent: 5861347 (1999-01-01), Maiti et al.
patent: 6249030 (2001-06-01), Lee
patent: 6281077 (2001-08-01), Patelmo et al.
patent: 6392275 (2002-05-01), Jang
patent: 6399448 (2002-06-01), Mukhopadhyay et al.
patent: 6468099 (2002-10-01), Kim
patent: 6566207 (2003-05-01), Park

Affiliated with

Also associated with

Rating

Method for fabricating a high voltage dual gate device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for fabricating a high voltage dual gate device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a high voltage dual gate device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3462274