Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1995-10-03
1997-08-05
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
257274, 257369, 438231, 438228, H01L 21265
Patent
active
056542135
ABSTRACT:
A process for fabricating a CMOS structure using a single masking step to define lightly-doped source and drain regions for both N- and P-channel devices. The process forms disposable spacers adjacent to gate structures and at least one retrograde well. Retrograde wells are formed using one or more charged ions at different energy levels. In addition, heavily-doped source and drain regions are formed using blanket implants of two different conductivities into a semiconductor substrate having two contiguous wells of opposite conductivity type. By blanket implanting a first dopant into both wells, and then selectively implanting a second dopant, the diffusion of the second dopant is partially suppressed by the first dopant. The partial suppression of first dopant results in shallow implants being formed. Also disclosed is a process for forming contact openings and contact implants.
REFERENCES:
patent: 4435896 (1984-03-01), Parrillo et al.
patent: 4507847 (1985-04-01), Sullivan
patent: 4753898 (1988-06-01), Parrillo et al.
patent: 4764477 (1988-08-01), Chang et al.
patent: 4771014 (1988-09-01), Liou et al.
patent: 4906588 (1990-03-01), Harrington, III
patent: 4968639 (1990-11-01), Bergonzoni
patent: 4997782 (1991-03-01), Bergonzoni
patent: 5006476 (1991-04-01), De Jong et al.
patent: 5122474 (1992-06-01), Harrington, III
patent: 5290714 (1994-03-01), Onozawa
patent: 5393677 (1995-02-01), Lien et al.
patent: 5405791 (1995-04-01), Ahmad et al.
patent: 5484739 (1996-01-01), Lee et al.
patent: 5500379 (1996-03-01), Odake et al.
patent: 5532176 (1996-07-01), Katada et al.
Stanley Wolf, "Silicon Processing For The VLSI Era", 1990, vol. 2, pp. 387-389. 1990.
Chien Chung-Jen
Choi Jeong Yeol
Han Chung-Chyung
Lien Chuen-Der
Integrated Device Technology Inc.
McAndrews Isabelle R.
Niebling John
Pham Long
LandOfFree
Method for fabricating a CMOS device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a CMOS device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a CMOS device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1074444