Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2008-05-13
2008-05-13
Perveen, Rehana (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S401000
Reexamination Certificate
active
11147019
ABSTRACT:
A method for determining propagation delay differences for conductive lines of an integrated circuit is described. A first path is formed by coupling a first portion of conductive lines together. The first portion is associated with a first region of the integrated circuit. The first path is coupled in a ring oscillator, and a first delay is determined. A second path is formed by coupling a second portion of the conductive lines together. The second portion is the first portion except for at least a first conductive line in the first portion of the conductive lines being swapped for a second conductive line. The second conductive line is associated with a second region of the integrated circuit. The second path is coupled in the ring oscillator circuit. A second delay is determined, and an incremental difference between the first delay and the second delay may be determined.
REFERENCES:
patent: 4688947 (1987-08-01), Blaes et al.
patent: 6069849 (2000-05-01), Kingsley et al.
patent: 6144262 (2000-11-01), Kingsley
patent: 6222407 (2001-04-01), Gregor
patent: 6232845 (2001-05-01), Kingsley et al.
patent: 6437597 (2002-08-01), Chan
patent: 6452459 (2002-09-01), Chan et al.
patent: 6493851 (2002-12-01), Bach et al.
patent: 6621302 (2003-09-01), Lowy et al.
U.S. Appl. No. 10/126,201, filed Apr. 18, 2002, Chan.
XILINX, Inc., “The Programmable Logic Data Book,” 2000, pp. 3-75 to 3-96, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.
Eldin Tarek
Thorne Eric J
Verma Himanshu J.
Wang Feng
Brown Michael J
Perveen Rehana
Webostad W. Eric
XILINX Inc.
LandOfFree
Method for determining interconnect line performance within... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for determining interconnect line performance within..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for determining interconnect line performance within... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3931304